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ABSTRACT 
   
This dissertation presents a novel current source converter topology that is pri-
marily intended for single-phase photovoltaic (PV) applications.  In comparison with the 
existing PV inverter technology, the salient features of the proposed topology are: a) the 
low frequency (double of line frequency) ripple that is common to single-phase inverters 
is greatly reduced; b) the absence of low frequency ripple enables significantly reduced-
size pass components to achieve necessary DC-link stiffness and c) improved maximum 
power point tracking (MPPT) performance is readily achieved due to the tightened cur-
rent ripple even with reduced-size passive components.   
The proposed topology does not utilize any electrolytic capacitors.  Instead an in-
ductor is used as the DC-link filter and reliable AC film capacitors are utilized for the fil-
ter and auxiliary capacitor.  The proposed topology has a life expectancy on par with PV 
panels.  The proposed modulation technique can be used for any current source inverter 
where an unbalanced three-phase operation is desires such as active filters and power 
controllers.  The proposed topology is ready for the next phase of microgrid and power 
system controllers in that it accepts reactive power commands.  This work presents the 
proposed topology and its working principle supported by with numerical verifications 
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INTRODUCTION AND MOTIVATION 
I. Motivation 
Generating electric power using traditional fossil fuels allows a power system to 
be very reliable while having low operating and fixed costs.  Conventional power plants 
have well studied and documented forced outage rates and reliability of the electrical 
supply can be easily calculated when using these power sources [1].  However, using tra-
ditional energy sources leads to several environmental and social impacts.   
The mere extraction of fossil fuels has a propensity to cause environmental dam-
age.  For example, strip-mining for coal removes most of the existing vegetation, alters 
the genetic soil makeup, displaces or destroys habitat and wildlife, and permanently 
changes the landscape by erosion and added sediment [2].  Oil and natural gas spills and 
leaks, such as the Deepwater Horizon oil spill in 2010 in the Gulf of Mexico [3], are an-
other way that the mere extraction of fossil fuels has damaged and continues to damage 
the environment. 
In order to generate electricity using fossil fuels, they must be burned.  The burn-
ing of fossil fuels release carbon dioxide and other greenhouse gases (GHG), as well as, 
many other pollutants such as sulfur dioxide and nitrogen oxides.  The carbon dioxide 
released when fossil fuels are burned is leading to global climate change [4].  Global 
GHG emissions have increased 70% between 1970 and 2004.  During this same time pe-
riod, global GHG emissions from the electric energy sector have increased 145% [5].  
The devastating consequences of global warming have been and continue to be studied.  
2 
Sulfur dioxide has been linked to severe respiratory illnesses in individuals (such as 
asthma), including small children [6].  Nitrogen oxides have been linked to the formation 
of smog, the unhealthy and unattractive brown cloud seen hovering over major cities [7].   
Governments are starting to assign a financial cost to the social costs of air pollu-
tion.  As a result of pollution caused by power plants owned and operated by American 
Electric Power (AEP), in 2007, AEP received the largest environmental fine or settlement 
in United States history.  The settlement consisted of $4.6 billion directed to install pollu-
tion abetment equipment on power plants AEP operates, a $15 million civil fine, and $60 
million directed toward other environmental impact mitigation measures [8]. 
All of these negative environmental effects associated with the generation of elec-
tricity through the burning of fossil fuels have led to an increased demand for electricity 
from alternative sources.  The majority of the states in the United States have developed 
Renewable Portfolio Standards (RPS) [9].  These are standards requiring that a percent-
age of a state’s electrical generation must come from renewable sources by a set future 
date.  Solar and wind energy are the two main renewable sources.  As the RPS go into 
effect, there will be a greater demand for photovoltaic (PV) energy systems.  This ever-
increasing demand for clean energy that is alternative to the conventional fossil fuel 
based power generation has been one of the primary driving forces for the development 
of PV technologies, especially within the past decade.  The majority of new installations 
of PV generation systems are grid connected and experienced a 70%-increase of capacity 
worldwide in 2008, 56%-increase of capacity in 2009, 73%-increase of capacity in 2010, 
and a 74% increase of capacity in 2011 [10].  At the end of 2011, the total installed 
3 
worldwide capacity of PV was almost 70 GW.  The power electronic converter is an in-
dispensable subsystem that interfaces the PV modules with electric power systems. 
As indicated by a rich body of literature records, various new topologies of PV 
inverters have been proposed and studied in [11]–[15].  Nonetheless, a National Renewa-
ble Energy Laboratory study on the reliability of photovoltaic systems found that the 
weak link, with respect to reliability, in PV power generation systems was the inverter 
[16].  The overwhelming majority of inverters in single-phase PV systems are of the volt-
age source inverter (VSI) type.  The VSI design used a capacitor across the direct-current 
(DC) terminals of the inverter.  With current VSI designs, in order to obtain the required 
capacitance value, an electrolytic capacitor is used.  When these capacitors fail, it is most 
usually a catastrophic failure.  The catastrophic failure of the electrolytic capacitor often 
destroys the other inverter components and can result in a thermal-runaway, fire, or loss 
of life and property.  The failure mechanism of electrolytic capacitors has been thorough-
ly studied and documented in the literature [17]–[19].  The replacement of the PV invert-
er, required every 5 to 10 years when using a VSI topology, causes additional environ-
mental stress due to the disposal of the failed inverter and the new materials required to 
manufacture the replacement inverter.  Higher ambient temperatures lead to a shorter 
lifespan for the electrolytic capacitor.  These negative environmental impacts are contrary 
to the idea of clean energy through the use of photovoltaic panels. 
Removing the DC capacitor from the circuit can eliminate the reliability issues as-
sociated with the electrolytic capacitor.  This can be achieved by developing a current 
source inverter (CSI) for a single-phase photovoltaic system.  The CSI uses an inductor in 
4 
series with the positive DC input terminal.  The inductor, a robust component, replaces 
the electrolytic capacitor used in the VSI. 
II. Literature review 
The overwhelming majority of PV inverters studied and in use today is of the VSI 
type.  The less frequently researched CSI can eliminate the electrolytic capacitors while 
providing additional benefits as identified in [20].  It is worth noting that the current 
source inverter under consideration differs from the load commutated inverter (LCI) that 
is employed in high-power electric drives [21].  Several three-phase CSIs have been pro-
posed for applications in PV generation systems [22]–[24].  However, for residential sys-
tem of a capacity below 10 kW peak power, the single-phase topology is predominant. 
Many modulation schemes have been developed for the current source inverter.  
A general method of CSI modulation, based on AC to AC matrix converter theory was 
developed in [25].  A modulation strategy, which reduces selected harmonics, for the 
standard single-phase CSI has been developed in [26]. 
The current source inverter topology has been adapted for use in many applica-
tions.  One such application is the use of a CSI as a static synchronous compensator 
(STATCOM) to improve the stability and reduce the harmonics in the power system [27].  
Another application that has been developed for the CSI is active filtering [28]–[30].  Ac-
tive filtering is a process that conditions the power drawn from nonlinear loads to remove 
harmonics from the power system.  A control and modulation strategy has been devel-
oped for a single-phase CSI to deal with having an undersized DC-link inductor [31].  
The removal of the pulsating nature of the instantaneous power in a single-phase system 
would be an alternative to this modulation and control strategy.  The use of an additional 
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capacitor to decouple the power imbalance between single-phase and three-phase systems 
is presented in [32]. 
This work will utilize a capacitor to decouple power imbalance, inherent in a sin-
gle-phase power system, from the DC side of a novel CSI solar inverter.   A new modula-
tion and control strategy for unbalanced three-phase output currents is presented.  Three-
phase currents are produced in order to maintain constant instantaneous power across the 
inverter to compensate for the pulsating nature of the instantaneous power in a single-
phase system.  This theory is presented in Chapter 2.  This work also presents the numer-
ical simulation results, derivations of the digital controller implementation, as well as 
hardware results. 
III. Structure of this dissertation 
This dissertation is structured as follows: 
1. In Chapter 1, the motivations, background and literature review of this re-
search is presented. 
2. The basic operating principles, layout and modulation scheme for the pro-
posed topology are presented in Chapter 2. 
3. In Chapter 3, the control principles of the novel CSI topology are presented. 
4. In Chapter 4, the simulation results, derivation of the digital control imple-
mentation, and hardware implementation results are presented and discussed. 
5. Conclusions and future work are presented in Chapter 5. 
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Chapter 2 
TOPOLOGY AND OPERATING PRINCIPLES 
I. Low-frequency ripple in single-phase systems 
For single-phase DC/AC inverter systems, whether using a Voltage Source In-
verter (VSI) or Current Source Inverter (CSI) topology, the instantaneous power flow is 
pulsating in nature.  The pulsating power flow will manifest itself in the form of either a 
DC-link current ripple or voltage ripple in single-phase CSI or VSI, respectively.  The 
low-frequency ripple on the DC-link will potentially have the following adverse conse-
quences: 
1. Large-size passive components 
Although modern semiconductor power devices such as insulated gate 
bipolar transistors (IGBT) offer the capability of switching at high frequencies 
(on the order of tens of kilohertz), the specifications of some of the passive 
components in a design have to be based on the low-frequency since the ripple 
current or voltage will be dominated by the low-frequency components.  The 
resultant bulky design will not only be unappealing with regard to the associ-
ated cost ineffectiveness, but also present a considerable challenge to system 
design integration that is critical to achieve high reliability. 
2. Degraded waveform quality 
The low-frequency ripple on the DC-link will lead to undesirable har-
monics in the AC-output waveforms.  This occurs through the pulse-width 
modulation (PWM) process. 
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3. Suboptimal performance 
In a PV generation system, any low-frequency ripple of the DC-link 
voltage or current will negatively impact the maximum power point tracking 
(MPPT) performance, which is a must in PV systems in order to maximize the 
utilization of this power-generating asset.  Furthermore, the system dynamic 
performance is degraded due to the large-size passive components. 
The proposed topology is intended to address the aforementioned issues.  This to-
pology has been presented in [33] and [34].  
In a single-phase system, the grid voltage, 𝑣!, and the injected current, 𝑖!, are de-
fined in (2-1), 𝑣!(t) = 𝑉! cos 𝜔!𝑡    ;     𝑖!(t) = 𝐼! cos 𝜔!𝑡 + 𝜙                                           (2− 1)  
 
where 𝑉! and 𝐼! are the magnitudes of the grid voltage and the current supplied by the 
inverter, respectively, 𝜔! is the angular frequency of the AC system, and 𝜙 is the phase-
angle difference between the voltage and the current, which is known as the power factor 
angle.  Therefore, the instantaneous power flow across the converter, 𝑝(𝑡), can be calcu-
lated using (2-2), 𝑝 𝑡 = 𝑣! t   𝑖! t                                                                                                                                                                           
 = !!𝑉!𝐼! cos 𝜙!"#$%&#%  !"#$ + !!𝑉!𝐼! cos 2𝜔!𝑡 + 𝜙!"#$!!"#$%&'  !"#$  !"  !"#$%  !"#$  !"#$%#&'(                                                   (2− 2) 
 
The “time-varying term” in (2-2) represents the low-frequency power ripple.  
Note that the frequency of this term is double that of the grid; however, this is considered 
low-frequency when compared to the high switching frequency of modern power semi-
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conductor devices.  The low-frequency ripple will cause a DC-link current ripple or volt-
age ripple in single-phase CSI or VSI, respectively.  The oscillating current or voltage 
will degrade the performance of MPPT in PV power generation systems.  Figure 1 illus-
trates a typical current-voltage (i-v) characteristic of a PV panel on the 𝑖!"-𝑣!" plane 
(blue-curve).  A power-curve is overlaid on top of the i-v curve in the 𝑝!"-𝑣!"  plane 
(green-curve). 
 
Figure 1 – Illustration of low-frequency effect on MPPT in a PV system. 
As the power output from the PV panel reaches the maximum 𝑃!"# on the power 
curve, the maximum power point on the i-v curve corresponds to the point ‘P’ labeled in 
Figure 1.  The terminal voltage and current at which the PV panel delivers the maximum 
power, 𝑉!"# and 𝐼!"#, are not labeled on the axes for readability.  It is evident that the 








Typical I-V characteristic of PV panels
PV power vs voltage
P (Vmax, Imax)
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cept at discrete operating points.  In a similar situation, suboptimal operation will result if 
the PV terminal current varies in the vicinity of 𝐼!"#. 
II. Proposed topology 
The power circuit of the proposed topology is illustrated by the schematic in Fig-
ure 2. 
 
Figure 2 – Schematic of the proposed single-phase PV inverter topology. 
A CSI bridge consists of six voltage-bidirectional switches: three upper-switches 𝑆!", 𝑆!" and 𝑆!", as well as, three lower-switches 𝑆!", 𝑆!" and 𝑆!".  The voltage-
bidirectional switches are depicted in Figure 2 as a series connection of an IGBT and a 
diode; it is possible to replace that combination with a single device that is capable of 
blocking bipolar voltages.  For instance, reverse-blocking IGBT devices can be utilized.  
In this work, the hardware implementation will be constructed using reverse-blocking 
IGBT devices. 
On the DC side of the converter, an inductor, 𝐿!", connects the PV panel to the 
CSI-bridge via a series connection.  In a typical single-phase inverter, the DC-link induc-
























rent at a sufficiently low level for proper operation of the converter.  Recall that the dou-
ble line-frequency ripple current is due to the pulsating instantaneous power flow.  In the 
proposed topology, the DC-link inductor can be sized according to the switching fre-
quency ripple components.  Thereby, the size of the inductor can be significantly smaller 
than the conventional single-phase inverter. 
On the AC-side of the converter, phase-legs 𝑎 and 𝑐 of the bridge are connected 
to the grid voltage, 𝑣!, through an LC filter that is composed of 𝐿! and 𝐶!.  The phase-leg 𝑏 of the converter bridge is connected to the gird through the capacitor 𝐶!.  It is important 
to note that the capacitors on the AC-side of the converter, 𝐶! and 𝐶!, are film capacitors.  
Film capacitors do not have the same failure mechanism of electrolytic capacitors and 
have a life expectancy on the order of 30-years. The voltage across the capacitor 𝐶! will 
only be subject to the current flowing through phase-leg 𝑏, namely 𝑖!.  With proper con-
trol of the current 𝑖!, it is possible to achieve constant instantaneous power flow across 
the bridge, which will be explained in further detail in Section III. 
The passive components on the AC-side of the CSI bridge are calculated in the 
following manner.  A readily available inductor size is selected for the filter inductor 𝐿!.  
The value of the filter capacitance, 𝐶!, is determined using (2-3), 
𝐶! = 1𝐿!  𝜔!                                                                                                           (2− 3) 
 
where 𝜔! is the filter cutoff frequency given by (2-4), 
𝜔! = 2𝜋   𝑓!5                                                                                                             (2− 4) 
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where 𝑓! is the switching frequency.  The capacitance values for the capacitor 𝐶! is de-
termined using (2-5), 
𝐶! = 𝑃!𝑉!!  𝜔!                                                                                                             (2− 5) 
 
where 𝑃! is the rated converter power, 𝑉! is the grid voltage magnitude, and 𝜔! is the an-
gular frequency of the grid. 
III. Operating principle 
The key to the operation of the proposed topology is the control of the converter 
bridge such that the instantaneous power-transfer across the switching bridge is main-
tained constant.  This is achieved by controlling the current 𝑖!, and thereby power, to the 
capacitor 𝐶!.  The instantaneous power through the capacitor 𝐶!, namely 𝑃!!, is con-
trolled such when it is summed with the power to the grid, namely 𝑃!, the value is con-
stant.  The sum of 𝑃!! and 𝑃! is the power at both the AC and DC sides of the inverter.  
Figure 3 is a graphical representation of this concept. 
 
Figure 3 – Instantaneous power to the grid, through 𝑪𝒃, and across the converter. 
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For the determination of the appropriate phase 𝑏 current, 𝑖!, the space vector con-
cept is utilized [35].  Note that space vectors are written with an underscore and their de-
pendence on time is implied and not explicitly stated. 
The voltage space vector at the AC terminals of the converter is defined in (2-6), 
𝑣 = 23 𝑣! + 𝜌𝑣! + 𝜌!𝑣!                                                                           (2− 6) 
 
where 𝜌 = 𝑒!!! !.  The three-phase voltages are assumed to be 𝑣! = 𝑉! cos(𝜔𝑡)                                                                                                                                             𝑣! = 𝑉! cos 𝜔𝑡 + 𝜙!"                                                                                     (2− 7) 𝑣! = 0                                                                                                                                                                                 
 
Note that the voltage magnitude of phase 𝑏, 𝑉!, and its phase angle, 𝜙!", are to be 
determined.  Substitution of (2-7) into (2-6) yields: 
𝑣 = 23 𝑉! cos(𝜔𝑡)+ 𝑉! cos(𝜔𝑡 + 𝜙!")𝜌                                                             (2− 8) 
 𝑣 = 23 12𝑉! 𝑒!"# + 𝑒!!"# + 12𝑉!𝜌 𝑒!"#!!!" + 𝑒!!(!"!!!")                               (2− 9) 
 𝑣 = 13 𝑉! 𝑒!"# + 𝑒!!"# + 𝜌𝑉! 𝑒! !"!!!" + 𝑒!! !"!!!"                                 (2− 10) 
 
Therefore, the voltage space vector can be represented as given in (2-11), 
𝑣 = 13 𝑉! + 𝜌𝑉!𝑒!!!" 𝑒!"# + 13 𝑉! + 𝜌𝑉!𝑒!!!!" 𝑒!!"#                              (2− 11) 
 
The space vectors 𝑣! and 𝑣!, that correspond to the positive-sequence and negative-
sequence components are identified from (2-11) as: 
𝑣! = 13 𝑉! + 𝜌𝑉!𝑒!!!" 𝑒!"#      ;       𝑣! = 13 𝑉! + 𝜌𝑉!𝑒!!!!" 𝑒!!"#                    (2− 12) 
 𝑣! = 13 𝑉! + 𝑒!!!! 𝑉!𝑒!!!" 𝑒!"#      ;       𝑣! = 13 𝑉! + 𝑒!!!! 𝑉!𝑒!!!!" 𝑒!!"#        (2− 13) 
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The positive-sequence and negative-sequence space vectors are now given by (2-14). 
𝑣! = 13 𝑉! + 𝑉!𝑒!(!!"!!!! ) 𝑒!"#      ;       𝑣! = 13 𝑉! + 𝑉!𝑒!!(!!"!!!! ) 𝑒!!"#        (2− 14) 
 
Note that the positive-sequence space vector can be represented by a vector rotation in 
the counter-clockwise direction about the origin in the real and imaginary plane.  The 
negative-sequence space vector rotates about the origin in a clockwise direction. 
In a similar manner, the current space vector at the AC terminals of the converter 
is defined in (2-15), 
𝑖 = 23 𝑖! + 𝜌𝑖! + 𝜌!𝑖!                                                                                                 (2− 15) 
 
The three-phase converter output currents are defined in (2-16), 𝑖! = 𝐼! cos 𝜔𝑡 + 𝜙                                                                                                                    𝑖! = 𝐼! cos 𝜔𝑡 + 𝜙!"                                                                         (2− 16) 𝑖! = −𝑖! − 𝑖!                                                                                                                                           
 
where 𝜙 is the power factor angle, which is zero for unity power factor operation.  The 
phase 𝑏 magnitude, 𝐼!, and phase angle, 𝜙!", are to be determined later in this section to 
ensure that the instantaneous power across the converter is held constant, thereby elimi-
nating the double-line frequency ripple. 
The current space vector will now be formed and manipulated.  Substituting (2-
16) into (2-15) yields (2-17), 
𝑖 = 23 𝐼! cos(𝜔𝑡 + 𝜙)+ 𝑒!!!! 𝐼! cos(𝜔𝑡 + 𝜙!")+ 𝑒!!!! −𝐼! cos 𝜔𝑡 + 𝜙 − 𝐼! cos(𝜔𝑡 + 𝜙!")                                                               (2− 17) 
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𝑖 = 23 12 𝐼! 𝑒! !"!! + 𝑒!! !"!! + 𝑒!!!! 𝐼! 12 𝑒! !!!!!" + 𝑒!! !"!!!"+ 𝑒!!!! − 12 𝐼! 𝑒! !"!! + 𝑒!! !"!!− 𝐼! 12 𝑒! !"!!!" + 𝑒!! !"!!!"                                                                                                           (2− 18) 
 𝑖 = 13 𝐼! 𝑒!(!"!!) + 𝑒!!(!"!!) + 𝐼! 𝑒!(!"!!!"!!!! ) + 𝑒!!(!"!!!"!!!! )− 𝐼! 𝑒!(!"!!!!!! ) + 𝑒!!(!"!!!!!! )− 𝐼! 𝑒!(!"!!!"!!!! ) + 𝑒!!(!"!!!"!!!! )                                                                                           (2− 19) 
 𝑖 = 13 𝐼! 𝑒!"𝑒!"# + 𝑒!!"𝑒!!"# + 𝐼! 𝑒!(!!"!!!! )𝑒!"# + 𝑒!!(!!"!!!! )𝑒!!"#− 𝐼! 𝑒!(!!!!! )𝑒!"# + 𝑒!!(!!!!! )𝑒!!"#− 𝐼! 𝑒!(!!"!!!! )𝑒!"# + 𝑒!!(!!"!!!! )𝑒!!"#                                                                               (2− 20) 
 𝑖 = 13 𝐼!𝑒!" − 𝐼!𝑒! !!!!! + 𝐼!𝑒!(!!"!!!! ) − 𝐼!𝑒!(!!"!!!! ) 𝑒!"#+ 13 𝐼!𝑒!!" − 𝐼!𝑒!! !!!!! + 𝐼!𝑒!!(!!"!!!! ) − 𝐼!𝑒!!(!!"!!!! ) 𝑒!!"#     (2− 21) 
 𝑖 = 13 𝐼!𝑒!" 1− 𝛼! + 𝐼!𝑒!(!!") 𝛼 − 𝛼! 𝑒!"#+ 13 𝐼!𝑒!!" 1− 𝛼! + 𝐼!𝐼!𝑒!!(!!") 𝛼 − 𝛼! 𝑒!!"#                                                (2− 22) 
 𝑖 = 13 𝐼!𝑒!" 3𝑒!!! + 𝐼!𝑒!(!!"!!!! )𝑗 3 𝑒!"#+ 13 𝐼!𝑒!!" 3𝑒!!! + 𝐼!𝑒!!(!!")𝑗 3 𝑒!!"#                                                                                  (2− 23) 
 
The current space vector at the AC terminals is now represented by (2-24), 
𝑖 = 13 𝐼!𝑒!(!!!!) + 𝑗𝐼!𝑒!(!!") 𝑒!"# + 13 𝐼!𝑒!(!!!!!) + 𝑗𝐼!𝑒!!!!" 𝑒!!"#            (2− 24) 
 
The current space vectors 𝑖! and 𝑖! that correspond to the positive-sequence and nega-
tive-sequence components are defined accordingly as shown in (2-25). 
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𝑖! = 13 𝐼!𝑒! !!!! + 𝑗𝐼!𝑒! !!" 𝑒!"#                                                                                                           𝑖! = 13 𝐼!𝑒!(!!!!!) + 𝑗𝐼!𝑒!!!!" 𝑒!!"#                                                                    (2− 25) 
 𝑖! = 13 𝐼!𝑒! !!!! + 𝑒!!!𝐼!𝑒! !!" 𝑒!"#                                                                                               𝑖! = 13 𝐼!𝑒!(!!!!!) + 𝑒!!!𝐼!𝑒!!!!" 𝑒!!"#                                                      (2− 26) 
 
The positive-sequence and negative-sequence current space vectors are now given 
by (2-27), 
𝑖! = 13 𝐼!𝑒! !!!! + 𝐼!𝑒! !!"!!! 𝑒!"#                                                                                               𝑖! =    13 𝐼!𝑒!(!!!!!) + 𝐼!𝑒!!(!!"!!!) 𝑒!!"#                                            (2− 27)   
 
The instantaneous power flow across the converter can be expressed in terms of the de-
fined voltage and current space vectors, 𝑣 and 𝑖, as shown in (2-28), 
𝑝 𝑡 = 32𝑅𝑒 𝑣  𝑖∗ = 32𝑅𝑒 𝑣!  𝑖!∗ + 𝑣!  𝑖!∗!!(!) + 32𝑅𝑒 𝑣!  𝑖!∗ + 𝑣!  𝑖!∗!!(!)                         (2− 28) 
 
where 𝑅𝑒 ∙  is the real component of a complex quantity and * denotes the complex con-
jugate of a complex quantity. 
The 𝑝1(𝑡) and 𝑝2(𝑡) components of instantaneous power will be analyzed sepa-
rately.  Substitution of the appropriate variables from equations (2-14) and (2-17) into the 𝑝1(𝑡) portion of (2-28) yields (2-29). 
𝑝1 𝑡 = 32𝑅𝑒 13 𝑉! + 𝑉!𝑒! !!"!!!! 𝑒!"# 13 𝐼!𝑒!! !!!! + 𝐼!𝑒!!(!!"!!!) 𝑒!!"#     + 13 𝑉! + 𝑉!𝑒!! !!"!!!! 𝑒!!"# 13 𝐼!𝑒! !!!! + 𝐼!𝑒! !!"!!! 𝑒!"#      (2− 29) 
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 𝑝1 𝑡 = 12 3𝑅𝑒 𝑉! + 𝑉!𝑒!(!!"!!!! ) 𝐼!𝑒!!(!!!!) + 𝐼!𝑒!!(!!"!!!)     + 𝑉! + 𝑉!𝑒!!(!!"!!!! ) 𝐼!𝑒!(!!!!) + 𝐼!𝑒!(!!"!!!)                                                 (2− 30) 
 𝑝1 𝑡 = 12 3𝑅𝑒 𝑉!𝐼!𝑒!!(!!!!) + 𝑉!𝐼!𝑒!!(!!"!!!) + 𝑉!𝐼!𝑒!(!!"!!!!!)+ 𝑉!𝐼!𝑒!(!!"!!!"!!!) + 𝑉!𝐼!𝑒!(!!!!) + 𝑉!𝐼!𝑒!(!!"!!!) + 𝑉!𝐼!𝑒!(!!!!"!!!)+ 𝑉!𝐼!𝑒!(!!"!!!"!!!)                                                                                                                                                               (2− 31) 
 𝑝1 𝑡 = 12 3 𝑉!𝐼! cos(𝜙 + 𝜋6)+ 𝑉!𝐼! cos(𝜙!" + 𝜋2)+ 𝑉!𝐼! cos(𝜙!" − 𝜙 + 𝜋2)+ 𝑉!𝐼! cos(𝜙!" − 𝜙!" + 𝜋6)+ 𝑉!𝐼! cos(𝜙 − 𝜋6)+ 𝑉!𝐼! cos(𝜙!" − 𝜋2)+ 𝑉!𝐼! cos(𝜙 − 𝜙!" + 𝜋2)+ 𝑉!𝐼! cos(𝜙!" − 𝜙!" − 𝜋6)                                   (2− 32) 
 𝑝1 𝑡 = 12 3 𝑉!𝐼! cos(𝜙 + 𝜋6)+ 𝑉!𝐼! cos(𝜙 − 𝜋6)+ 𝑉!𝐼! cos(𝜙!" + 𝜋2)+ 𝑉!𝐼! cos(𝜙!" − 𝜋2)+ 𝑉!𝐼! cos(𝜙!" − 𝜙 + 𝜋2)+ 𝑉!𝐼! cos(𝜙!" − 𝜙 − 𝜋2)+ 𝑉!𝐼! cos(𝜙!" − 𝜙!" + 𝜋6)+ 𝑉!𝐼! cos(𝜙!" − 𝜙!" − 𝜋6)                             (2− 33) 
 𝑝1 𝑡 = 12 3 𝑉!𝐼! cos(𝜙 + 𝜋6)+ 𝑉!𝐼! cos(𝜙 − 𝜋6)− 𝑉!𝐼! cos(𝜙!" − 𝜋2)+ 𝑉!𝐼! cos(𝜙!" − 𝜋2)− 𝑉!𝐼! cos(𝜙!" − 𝜙 − 𝜋2)+ 𝑉!𝐼! cos(𝜙!" − 𝜙 − 𝜋2)+ 𝑉!𝐼! cos(𝜙!" − 𝜙!" + 𝜋6)+ 𝑉!𝐼! cos(𝜙!" − 𝜙!" − 𝜋6)                             (2− 34) 
 𝑝1 𝑡 = 12 3 𝑉!𝐼! cos(𝜙 + 𝜋6)+ 𝑉!𝐼! cos(𝜙 − 𝜋6)+ 𝑉!𝐼! cos(𝜙!" − 𝜙!" + 𝜋6)+ 𝑉!𝐼! cos(𝜙!" − 𝜙!" − 𝜋6)                                                                                                                                     (2− 35) 
 𝑝1 𝑡 = 12 3 𝑉!𝐼! cos(𝜙 + 𝜋6)+ cos(𝜙 − 𝜋6)+ 𝑉!𝐼! cos(𝜙!" − 𝜙!" + 𝜋6)+ cos(𝜙!" − 𝜙!" − 𝜋6)                                       (2− 36) 
 𝑝1 𝑡 = 12 3 𝑉!𝐼! 2 cos(𝜙) cos(𝜋3) + 𝑉!𝐼! 2 cos(𝜙!" − 𝜙!") cos(𝜋3)                 (2− 37) 
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Finally, 𝑝1(𝑡) can be expressed as given in (2-38). 
𝑝1 𝑡 = 12 3 𝑉!𝐼! cos(𝜙)+ 𝑉!𝐼! cos(𝜙!" − 𝜙!")                                                       (2− 38) 
 
Due to the relationship of the voltage across and current through a capacitor, 𝜙!" − 𝜙!" = −90°, the 𝑝1 𝑡  portion of the instantaneous power across the converter can 
be expressed as shown in (2-39), 
𝑝1 𝑡 = 12 3𝑉!𝐼! cos(𝜙)                                                                                           (2− 39) 
 
Note that 𝑝1 𝑡  is not a function of time.  Therefore, in this work it is considered to be 
constant on an instantaneous basis. 
The 𝑝2(𝑡) components of instantaneous power will now be analyzed.  Substitu-
tion the appropriate parts of equations (2-14) and (2-27) into the 𝑝2(𝑡) portion of (2-28) 
yields: 
𝑝2 𝑡 = 32𝑅𝑒 13 𝑉! + 𝑉!𝑒! !!"!!!! 𝑒!"# 13 𝐼!𝑒! !!!! + 𝐼!𝑒! !!"!!! 𝑒!"#+ 13 𝑉! + 𝑉!𝑒!! !!"!!!! 𝑒!!"# 13 𝐼!𝑒!! !!!!+ 𝐼!𝑒!!(!!"!!!) 𝑒!!"#                                                                                                                                                         (2− 40) 
 𝑝2 𝑡 = 12 3𝑅𝑒 𝑉! + 𝑉!𝑒!(!!"!!!! ) 𝐼!𝑒!(!!!!) + 𝐼!𝑒!(!!"!!!) 𝑒!!!"+ 𝑉! + 𝑉!𝑒!!(!!"!!!! ) 𝐼!𝑒!!(!!!!) + 𝐼!𝑒!!(!!"!!!) 𝑒!!!"#               (2− 41) 
 𝑝2 𝑡 = 12 3𝑅𝑒 𝑉!𝐼!𝑒!(!!!!) + 𝑉!𝐼!𝑒!(!!"!!!) + 𝑉!𝐼!𝑒!(!!"!!!!!)+ 𝑉!𝐼!𝑒!(!!"!!!"!!!) 𝑒!!!"+ 𝑉!𝐼!𝑒!!(!!!!) + 𝑉!𝐼!𝑒!!(!!"!!!) + 𝑉!𝐼!𝑒!!(!!"!!!!!)+ 𝑉!𝐼!𝑒!!(!!"!!!"!!!) 𝑒!!!"#                                                                                                                             (2− 42) 
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𝑝2 𝑡 = 12 3𝑅𝑒 𝑉!𝐼!𝑒!(!!"!!!!!) + 𝑉!𝐼!𝑒!(!!"!!!"!!!) + 𝑉!𝐼!𝑒!(!!"!!!"!!!!!)+ 𝑉!𝐼!𝑒!(!!"!!!"!!!"!!!)+ 𝑉!𝐼!𝑒!!(!!"!!!!!) + 𝑉!𝐼!𝑒!!(!!"!!!"!!!) + 𝑉!𝐼!𝑒!!(!!"!!!"!!!!!)+ 𝑉!𝐼!𝑒!!(!!"!!!"!!!"!!!)                                                                                                                                       (2− 43) 
 𝑝2 𝑡 = 12 3 𝑉!𝐼! cos 2𝜔𝑡 + 𝜙 − 𝜋6 + 𝑉!𝐼! cos 2𝜔𝑡 + 𝜙!" − 𝜋2+ 𝑉!𝐼! cos 2𝜔𝑡 + 𝜙!" + 𝜙 + 𝜋2 + 𝑉!𝐼! cos 2𝜔𝑡 + 𝜙!" + 𝜙!" + 𝜋6+ 𝑉!𝐼! cos 2𝜔𝑡 + 𝜙 + 𝜋6 + 𝑉!𝐼! cos 2𝜔𝑡 + 𝜙!" + 𝜋2+ 𝑉!𝐼! cos 2𝜔𝑡 + 𝜙!" + 𝜙 − 𝜋2 + 𝑉!𝐼! cos 2𝜔𝑡 + 𝜙!" + 𝜙!" − 𝜋6  (2− 44) 
 𝑝2 𝑡 = 12 3 𝑉!𝐼! cos 2𝜔𝑡 + 𝜙 − 𝜋6 + 𝑉!𝐼! cos 2𝜔𝑡 + 𝜙 + 𝜋6+ 𝑉!𝐼! cos 2𝜔𝑡 + 𝜙!" − 𝜋2 + 𝑉!𝐼! cos 2𝜔𝑡𝜙!" + 𝜋2+ 𝑉!𝐼! cos 2𝜔𝑡 + 𝜙!" + 𝜙 + 𝜋2 + 𝑉!𝐼! cos 2𝜔𝑡 + 𝜙!" + 𝜙 − 𝜋2+ 𝑉!𝐼! cos 2𝜔𝑡 + 𝜙!" + 𝜙!" + 𝜋6 + 𝑉!𝐼! cos 2𝜔𝑡 + 𝜙!" + 𝜙!" − 𝜋6  (2− 45) 
 𝑝2 𝑡 = 12 3 𝑉!𝐼! cos(2𝜔𝑡 + 𝜙 − 𝜋6)+ 𝑉!𝐼! cos(2𝜔𝑡 + 𝜙 + 𝜋6)+ 𝑉!𝐼! cos(2𝜔𝑡 + 𝜙!" − 𝜋2)− 𝑉!𝐼! cos(2𝜔𝑡 + 𝜙!" − 𝜋2)− 𝑉!𝐼! cos(2𝜔𝑡 + 𝜙!" + 𝜙 − 𝜋2)+ 𝑉!𝐼! cos(2𝜔𝑡 + 𝜙!" + 𝜙 − 𝜋2)+ 𝑉!𝐼! cos(2𝜔𝑡 + 𝜙!" + 𝜙!" + 𝜋6)+ 𝑉!𝐼! cos(2𝜔𝑡 + 𝜙!" + 𝜙!" − 𝜋6)  (2− 46) 
 𝑝2 𝑡 = 12 3 𝑉!𝐼! cos(2𝜔𝑡 + 𝜙 + 𝜋6)+ cos(2𝜔𝑡 + 𝜙 − 𝜋6)+ 𝑉!𝐼! cos(2𝜔𝑡 + 𝜙!" + 𝜙!" + 𝜋6)+ cos(2𝜔𝑡 + 𝜙!" + 𝜙!" − 𝜋6)    (2− 47) 
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𝑝2 𝑡 = 12 3 𝑉!𝐼! 2cos(2𝜔𝑡 + 𝜙) cos(𝜋3)+ 𝑉!𝐼! 2 cos(2𝜔𝑡 + 𝜙!" + 𝜙!") cos(𝜋3)                                                                                 (2− 48) 
 
Finally, the 𝑝2 𝑡  portion of (2-28) can be expressed as (2-49). 
𝑝2 𝑡 = 12 3 𝑉!𝐼! cos(2𝜔𝑡 + 𝜙)+ 𝑉!𝐼! cos(2𝜔𝑡 + 𝜙!" + 𝜙!")                           (2− 49) 
 
In order for the instantaneous power flow across the converter to be constant, it 
requires 𝑝2 𝑡  to be constant (i.e. zero) since 𝑝1 𝑡  is constant.  Based on the relation-
ship between the voltage across and the current through a capacitor, it follows that (2-50) 




𝑉! = 𝐼!𝜔𝐶!                         𝜙!" = 𝜙!" − 𝜋2                                                                         (2− 51) 
 
Substitution of (2-51) into (2-49) yields (2-52), 
𝑝2 𝑡 = 12 3 𝑉!𝐼! cos(2𝜔𝑡 + 𝜙)+ 𝐼!𝜔𝐶! 𝐼! cos(2𝜔𝑡 + 𝜙!" − 𝜋2 + 𝜙!")                   (2− 52) 
 
To achieve constant instantaneous power across the converter, set 𝑝2 𝑡  equal to zero.  
This results in (2-53) 
0 = 12 3 𝑉!𝐼! cos(2𝜔𝑡 + 𝜙)+ 𝐼!!𝜔𝐶! cos(2𝜔𝑡 + 𝜙!" + 𝜙!" − 𝜋2)                     (2− 53) 
 0 = 𝑉!𝐼! cos(2𝜔𝑡 + 𝜙)+ 𝐼!!𝜔𝐶! cos 2𝜔𝑡 + 2𝜙!" − 𝜋2                                     (2− 54) 
 0 = 𝜔𝐶!𝑉!𝐼! cos(2𝜔𝑡 + 𝜙)+ 𝐼!! cos(2𝜔𝑡 + 2𝜙!" − 𝜋2)                             (2− 55) 
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Due to the properties of the cosine function, (2-55) can be solved as follows: 𝐼!! = 𝜔𝐶!𝑉!𝐼!          ;           𝜙 − 𝜋 = 2𝜙!" − 𝜋2                                                      2− 56  
 𝐼! = 𝜔𝐶!𝑉!𝐼!          ;         𝜙!" = 12 𝜙 − 𝜋2                                                             (2− 57) 
 
Equation (2-57) describes the critical condition for maintaining the instantaneous 
power flow across the converter bridge to be constant.  The average current waveforms, 
that satisfy (2-57) and (2-16), are shown in Figure 4 over one fundamental period. 
 
Figure 4 – Average converter output currents in order to maintain constant instan-
taneous power flow across the converter. 
 
IV. Modulation scheme 
The primary function of the modulator is to determine the switching sequence for 
the power switches so that the desired output currents can be synthesized.  The design of 
the modulator involves a two-step process.  First, the continuous modulation functions (or 
duty ratios) of the switches are determined and then the discontinuous switching func-
tions are determined based on these modulation functions. 
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A. Modulation functions 
The modulation functions for the six switches 𝑆!", 𝑆!", 𝑆!", 𝑆!", 𝑆!", and 𝑆!" of 
the bridge in Figure 2 are denoted as 𝑚!", 𝑚!", 𝑚!", 𝑚!", 𝑚!", and 𝑚!", respectively. 
The topological constraints of the CSI bridge requires that one and only one of the upper 
switches {𝑆!", 𝑆!", 𝑆!"} together with one and only one of the lower switches {𝑆!", 𝑆!", 𝑆!"} be turned on at any instant of time such that the open-circuit of the DC-link and 
short-circuit of the AC terminals can be simultaneously avoided.  These requirements are 
described by the mathematical constraints on the modulation functions given in (2-58), 𝑚!" +𝑚!" +𝑚!" = 1 𝑚!" +   𝑚!"   +   𝑚!" = 1                                                                                      (2− 58) 0 ≤ 𝑚!",𝑚!",𝑚!",𝑚!" ,𝑚!" ,𝑚!" ≤ 1 
 
Unlike the determination of the modulation functions in a three-phase balanced 
system, it is not a straightforward exercise when determining the modulation functions 
for the proposed CSI subject to the constraints of (2-58).  The desired components of cur-
rents 𝑖!, 𝑖! and 𝑖! of Figure 2 and Figure 4 result in an unbalanced three-phase condition. 
Decomposing the modulation functions into their positive-sequence and negative-
sequence components can solve this problem.  This concept is illustrated in (2-59), 𝑚!" = 𝑚!"# +𝑚!"#        ;         𝑚!" = 𝑚!"# +𝑚!"# 𝑚!" = 𝑚!"# +𝑚!"#        ;         𝑚!" = 𝑚!"# +𝑚!"# 𝑚!" = 𝑚!"# +𝑚!"#        ;         𝑚!" = 𝑚!"# +𝑚!"#                                              (2− 59) 
 
where 𝑚!"#, 𝑚!"#, 𝑚!"#, 𝑚!"#, 𝑚!"#, and 𝑚!"# are the positive-sequence components, 
while 𝑚!"#, 𝑚!"#, 𝑚!"#, 𝑚!"#, 𝑚!"#, and 𝑚!"# are the negative-sequence components.  
These positive-sequence and negative-sequence components are separately derived from 
the corresponding space vectors as shown in the remainder of this section. 
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Substitution of the key solution that leads to constant instantaneous power across 
the converter in (2-57) into the positive-sequence and negative-sequence components of 
the converter current space vectors give in (2-27) yields (2-60).  Recall that space vectors 
are  implicitly functions of time and are denoted by an underscore, 
𝑖! = 13 𝐼!𝑒!(!!!!) + 𝜔𝐶!𝑉!𝐼!𝑒!(!!!!!!!!) 𝑒!"# 𝑖! = 13 𝐼!𝑒!(!!!!!) + 𝜔𝐶!𝑉!𝐼!𝑒!!(!!!!!!!!) 𝑒!!"#                              (2− 60) 
 
The positive-sequence and negative-sequence space vectors can now be written as (2-61), 
𝑖! = 13 𝐼!𝑒! !!!! + 𝜔𝐶!𝑉!𝐼!𝑒! !!!!! 𝑒!"# 𝑖! = 13 𝐼!𝑒!(!!!!!) + 𝜔𝐶!𝑉!𝐼!𝑒!!(!!!!!! ) 𝑒!!"#                                (2− 61) 
 
The corresponding positive-sequence and negative-sequence components of the modula-
tion function space vectors are obtained by normalizing the current space vectors to the 
magnitude of the DC-link current, 𝐼!", as shown in (2-62), 𝑚! = 𝑖!𝐼!"                         𝑚! = 𝑖!𝐼!"                                                                                             (2− 62) 
 
The three-phase components (a, b, c) of the positive-sequence and negative-
sequence modulation function space vectors, 𝑚! and 𝑚!, are calculated using (2-63), 𝑚!" = 𝑅𝑒 𝑚!                         𝑚!" = 𝑅𝑒 𝜌!  𝑚!                         𝑚!" = 𝑅𝑒 𝜌  𝑚!  𝑚!" = 𝑅𝑒 𝑚!                         𝑚!" = 𝑅𝑒 𝜌!𝑚!                         𝑚!" = 𝑅𝑒 𝜌  𝑚!           (2− 63) 
 
The three-phase components of the positive-sequence and negative-sequence 
modulation functions in (2-63) were plotted using MATHCADTM.  Using trial and error 
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with help from Dr. Bingsen Wang, the positive-sequence modulations functions for every 
switch that satisfy the constraints listed in (2-58) were discovered and are listed in (2-64), 𝑚!"# =       𝑚!"Φ 𝑚!"         +𝑚!! 𝑚!"# = −𝑚!"Φ −𝑚!" +𝑚!! 𝑚!"# =       𝑚!"Φ 𝑚!"         +𝑚!! 𝑚!"# = −𝑚!"Φ −𝑚!" +𝑚!! 𝑚!"# =       𝑚!"Φ 𝑚!"           +𝑚!! 𝑚!"# = −𝑚!"Φ −𝑚!"   +𝑚!!                                                                      (2− 64) 
 
where Φ x  is a step function defined by (2-65) Φ 𝑥 = 1 if  𝑥 > 00 otherwise                                                                                   (2− 65) 
 
and 𝑚!!, the positive-sequence common mode component, is defined by (2-66), 
𝑚!! = 𝑚!𝑚! + 𝑚! −max 𝑚!",𝑚!",𝑚!"3                                               (2− 66) 
 
In a similar manner, the negative-sequence components of the modulation func-
tions were found and are listed in (2-67), 𝑚!"# =       𝑚!"Φ 𝑚!"       +𝑚!! 𝑚!"# = −𝑚!"Φ −𝑚!" +𝑚!! 𝑚!"# =       𝑚!"Φ 𝑚!"         +𝑚!! 𝑚!"# = −𝑚!"Φ −𝑚!" +𝑚!! 𝑚!"# =       𝑚!"Φ 𝑚!"         +𝑚!! 𝑚!"# = −𝑚!"Φ −𝑚!"   +𝑚!!                                                                      (2− 67) 
 
where 𝑚!!, the negative-sequence common mode component, is defined in (2-68). 
𝑚!! = 𝑚!𝑚! + 𝑚! −max  (𝑚!",𝑚!",𝑚!")3                                               (2− 68) 
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After the upper- and lower-switch positive-sequence and negative-sequence mod-
ulation functions are calculated using (2-64) and (2-67), the modulation functions for 
each switch is calculated by adding each of the positive-sequence and negative-sequence 
modulation functions together as detailed in (2-59).  A typical set of waveforms for the 
upper-switch modulation functions {𝑚!", 𝑚!", 𝑚!"} are shown in Figure 5 over one 
fundamental period. 
 
Figure 5 – Typical upper-switch modulation function waveforms. 




Figure 6 – Typical lower-switch modulation function waveforms. 
B. Switching functions 
The modulation functions must now be turned into switching functions.  The 
switching functions are used as turn ON/OFF signals for each of the six physical semi-
conductor switches of the CSI bridge shown in Figure 2.  A carrier based pulse-width 
modulation (PWM) method is adopted to generate the switching functions.  Let ℎ!", ℎ!", 
and ℎ!" be the switching functions of the upper-switches in Figure 2.  The switching 
functions ℎ!" and ℎ!" can be generated by comparing the modulation functions to a tri-
angular carrier signal.  Then, the switching function ℎ!" is calculated to satisfy the CSI 
bridge constraints as shown in (2-69), ℎ!" = 1− ℎ!" − ℎ!"                                                                                                  (2− 69) 
 
The switching functions for the lower-switches {ℎ!", ℎ!", ℎ!"} are calculated in 





















Figure 7 – Illustration of switching function generation using a carrier-based modu-
lation scheme. 
 
C. Modulator implementation 
To implement the modulation process, a modulator algorithm has been developed.  
The input to the modulator is the commanded phase 𝑎 current, 𝑖!∗ , from the controller, 
described in detail in Chapter 3, and the measured 𝑉! (the magnitude of the voltage 𝑣!).  
The outputs of the modulator are the switching functions for all of the switches in Figure 
2, {ℎ!", ℎ!", ℎ!", ℎ!", ℎ!", ℎ!"}.  The following process is utilized to achieve this goal. 
First, the phase 𝑏 current, 𝑖!, is calculated to maintain constant instantaneous 
power across the converter using (2-16) and (2-57).  Next the phase 𝑐 current, 𝑖!, is calcu-
lated using (2-16).  All three desired converter output phase currents have now been de-
termined.  The phase currents are now normalized by the magnitude of the DC-link cur-
rent, 𝐼!", to produce the modulation functions 𝑚!, 𝑚! and 𝑚!. 
As previously noted, the three-phase currents (and thereby 𝑚!, 𝑚! and 𝑚!) are 
not balanced, meaning that they are not of equal magnitude and separated by 120 degrees. 
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In order to use (2-64) and (2-67), the positive-sequence and negative-sequence compo-
nents of 𝑚!, 𝑚! and 𝑚! {𝑚!", 𝑚!", 𝑚!", 𝑚!", 𝑚!", 𝑚!"} must be found.  Since the 
converter will be operating in real-time, the modulation functions will not be expressed as 
phasor quantities.  Therefore, the decomposition into sequence components is a more ad-
vanced process than a simple matrix transformation.  A positive-sequence and negative-
sequence filter, detailed in Chapter 3, will be used for this process. 
After separating the modulation functions into their sequence components, the 
positive-sequence and negative-sequence modulations functions for each switch {𝑚!"#, 𝑚!"#, 𝑚!"#, 𝑚!"#, 𝑚!"#, 𝑚!"#, 𝑚!"#, 𝑚!"#, 𝑚!"#, 𝑚!"#, 𝑚!"#, 𝑚!"#} are calculated 
using (2-64) and (2-67).  Next, the combined modulation functions for each switch {𝑚!", 𝑚!", 𝑚!", 𝑚!", 𝑚!", 𝑚!"} are calculated by adding the corresponding positive-sequence 
and negative-sequence modulation functions as described in (2-59).  Lastly, the modula-
tor uses the PWM process described in Figure 7 to generate the switching functions for 
each of the switches in the CSI bridge. 
V. Summary 
In this chapter, the low-frequency ripple present in a single-phase system is de-
scribed and its negative impacts are spelled out.  The proposed topology eliminates the 
low-frequency ripple by maintaining constant instantaneous power flow across the con-
verter.  The derivation of currents necessary to ensure the constant power flow across the 
converter was presented.  The constraints on and modulation functions for the proposed 
CSI are presented and derived.  Finally, the creation of ON/OFF switching signals from 
the modulation functions using a carrier PWM process was detailed in this chapter.  In 




The control objectives of the proposed CSI include simultaneous regulation of the 
DC-link current, 𝑖!", and the AC current that is fed into the power grid, 𝑖!.  This chapter 
presents the overall structure of the proposed controller, design of the AC current regula-
tor, implementation of direct-quadrature (d-q) theory in a single-phase system, the design 
of the phase-locked loop, as well as the positive-sequence and negative-sequence filter 
used by the modulator. 
I. Overall controller structure 
To meet the control objectives of regulation of the DC-link current, 𝑖!", and the 
AC current injected into the power grid, 𝑖!, a controller was developed.  Due to issues 
covered in Section II, the control is performed in the d-q reference frame.  Implementing 
d-q coordinates in a single-phase system is covered in Section III of this chapter.  The 
overall control restructure is illustrated in Figure 8. 
 
Figure 8 – Block diagram of the overall control structure. 
The DC-link current, 𝑖!", is sensed and compared against the reference 𝑖!"∗ .  The 




























grid current, 𝑖!"∗ , which determines the active power flow into the grid.  The reference of 
the d-axis component of the grid current, 𝑖!"∗ , is calculated from the reactive power com-
mand, 𝑄∗, and the measured grid voltage amplitude, 𝑉!.  Note that the reactive power 
command in this work is set to zero.  This functionality is added for use in future mi-
crogrid and power system controllers.  The AC current regulator will generate the refer-
ences for the converter output current, 𝑖!∗ , which will be further used as the command for 
the modulator.  The grid voltage magnitude and phase angle are measured utilizing a 
phase-locked loop (PLL).  The grid phase angle, 𝜃!, is used in the single-phase AC to d-q 
transformation and its inverse transform.  Note that the AC current regulator in Figure 8 
actually contains two of the current regulators developed in the Section II of this chapter.  
One is for the q-axis component of the grid current, 𝑖!"∗ , and the other for the d-axis com-
ponent of the grid current, 𝑖!"∗ . 
II. AC current regulator 
The AC current regulator features a dual-loop structure adapted from the one de-
veloped in [36].  The controller for the proposed topology was adapted for a CSI imple-
mentation.  The dual-loop structure of the proposed controller is shown in Figure 9.  Note 
that the current modulator and the CSI bridge are modeled as a 1 in the diagram.  This 
assumes that the modulator and switches can be controlled to ensure that the desired AC 
























Figure 9 – Block diagram for the AC current regulator. 
The dual loop structure consists of an inner-loop that regulates the voltage across 
the capacitor 𝐶!, as seen in Figure 2.  The inner-loop, shown in green in Figure 9, shall 
operate at least 10 times faster than the outer-loop.  The outer-loop controls the current 
injected into the grid, 𝑖!, and is shown in red in Figure 9.  The model of the physical in-
verter is shown in black in Figure 9. 
The regulator gains 𝑘!, 𝑘!, and 𝑅! are to be determined.  Removing the disturb-






















Inner capacitor voltage loop
 
Figure 10 – Modified block diagram for the AC current regulator. 
The gain for the inner capacitor voltage loop, 𝑅!, can now be determined.  From 
Figure 10, it is clear that the open loop transfer function for the inner-loop is given by (3-
1), 
𝐺𝑣!" 𝑠 = 𝑅!𝑠  𝐶!                                                                                                                           (3− 1) 
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where 𝑅! is the controller gain and 𝐶! is the value for the filter capacitor.  The closed-
loop transfer function is given by (3-2), 
𝐻! 𝑠 = 𝑅!𝑠  𝐶!1+ 𝑅!𝑠  𝐶!                                                                                                                 (3− 2) 
 
Simplification of (3-2) yields (3-3), 
𝐻! 𝑠 = 𝑅!𝑠  𝐶! + 𝑅!                                                                                                       (3− 3) 
 
Further simplification yields (3-4), 
𝐻! 𝑠 = 11+ 𝑠𝑅! 𝐶!                                                                                                     (3− 4)     
 
The bandwidth of the inner voltage loop, 𝜔!, is set to be one-tenth of the switching fre-
quency, 𝑓!.  Given this and (3-4), the gain for this controller calculated by using (3-5): 𝑅! = 𝜔!𝐶! = 𝑓!  𝜋5  𝐶!                                                                                                           (3− 5) 
 
The design of the outer current control loop will now be developed.  For design of 
the outer-loop the inner-loop, 𝐻! 𝑠 , is assumed to equal one.  This assumption relies on 
the fact that the outer-loop will operate at an order of magnitude slower than the inner-
loop. 
The open loop transfer function of the controller portion of the outer current loop, 
shown in red and labeled as 𝐻! 𝑠  in Figure 10, is given by (3-6). 𝐻! 𝑠 = 𝑘! + 𝑘!𝑠                                                                                                                         (3− 6) 
 
Algebraic manipulation yields (3-7), 
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𝐻! 𝑠 = 𝑘!𝑠 𝑠  𝑘!𝑘! + 1                                                                                                           (3− 7) 
 
Further manipulation of (3-7) results in (3-8), 
𝐻! 𝑠 = 𝑘!𝑠 𝑠𝑘! 𝑘! + 1                                                                                                           (3− 8) 
 
The open loop transfer function of the portion of the plant model controlled by the 
outer-loop, labeled 𝐻! 𝑠  in Figure 10, is given by (3-9), 
𝐻! 𝑠 = 1𝑠  𝐿!1+ 𝑅!𝑠  𝐿!                                                                                                       (3− 9) 
 
where 𝐿! is the inductance value of the filter inductor and 𝑅! is the equivalent series re-
sistance (ESR) of the filter inductor. 
Simplification of (3-9) yields (3-10), 
𝐻! 𝑠 = 1𝑠  𝐿! + 𝑅!                                                                                             (3− 10) 
 
Manipulation of (3-10) yields (3-11), 
𝐻! 𝑠 = 1𝐿!𝑠 + 𝑅!𝐿!                                                                                                       (3− 11) 
 
Observing (3-8) and (3-11), the pole in the plant transfer function, 𝐻! 𝑠 , can be can-
celed by the zero in the controller transfer function, 𝐻! 𝑠 , by ensuring that (3-12) holds, 𝑘!𝑘! = 𝑅!𝐿!                                                                                                                         (3− 12) 
 
After the designed pole-zero cancelation, the open loop transfer function of the system, 𝐺𝑆!" 𝑠 , is given by (3-13), 
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𝐺𝑆!" 𝑠 = 𝑘!𝑠  𝐿!                                                                                                   (3− 13) 
 
Therefore, the closed loop transfer function for the system, 𝐺𝑆!" 𝑠 , is given by 
(3-14). 
𝐺𝑆!" 𝑠 = 𝑘!𝑠  𝐿!1+ 𝑘!𝑠  𝐿!                                                                                                   (3− 14) 
 
Simplification of (3-14) yields (3-15), 
𝐺𝑆!" 𝑠 = 𝑘!𝑠  𝐿! + 𝑘!                                                                                                   (3− 15) 
 
Further simplification yields (3-16), 
𝐺𝑆!" 𝑠 = 1𝑠𝑘! 𝐿! + 1                                                                                                   (3− 16) 
 
From (3-16), it is clear that the outer current loop controller bandwidth, 𝜔!, is given by 
(3-17), 
𝜔! = 𝑘!𝐿!                                                                                                                                 (3− 17) 
 
The outer current loop bandwidth, 𝜔!, is desired to be one-tenth of the inner volt-
age loop bandwidth, 𝜔!.  Using this fact and (3-17) the controller gain 𝑘! is given by (3-
18), 
𝑘! = 𝜔!   𝐿! = 𝜔!10   𝐿! = 𝑓!100   𝐿!                                                                          (3− 18) 
 
Now that the controller gain 𝑘! can be calculated using (3-18), an expression for the gain 𝑘!, found by manipulating (3-12), is given by (3-19), 
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𝑘! = 𝑘!   𝐿!𝑅!                                                                                                                       (3− 19) 
 
The designed AC current controller has the closed loop magnitude response char-
acteristic shown in Figure 11 on a logarithmic frequency scale. 
 
Figure 11 – Magnitude response of the AC current regulator. 
The closed loop phase response of the designed AC current regulator is shown on 
a logarithmic frequency scale in Figure 12.  
 
Figure 12 – Phase response of the AC current regulator. 
The designed AC current regulator is tested using SABERTM, a circuit simulation 
program.  The commanded grid current, 𝑖!∗ , is generated by sending the grid angle, 𝜃!, 
from the phase-locked loop (developed in Section IV) into a cosine function.  This gives 
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a current reference that is in-phase with the grid voltage.  The AC current regulator has 
phase and magnitude errors when operated as designed in the stationary reverence frame. 
The developed controller is unable to track the sinusoidal varying input, 𝑖!∗ .  As described 
in [37], the rotating d-q reference frame can be used to achieve zero steady-state-error in 
both magnitude and phase.  The next section covers converting the sinusoidal command-
ed current into two DC quantities, namely the d and q components. 
III. Implementation of d-q theory in a single-phase system 
The d-q transform takes sinusoidal quantities and converts them to DC quantities.  
The controller developed in Section II of this chapter will have zero steady-state-error, 
with respect to both phase and magnitude, when operating on DC quantities.  The devel-
opment of the d-q transform used in this work follows. 
In a three-phase power system, the instantaneous phase voltages and currents can 
be transformed, using the Clarke transform, into alpha and beta components that are or-
thogonal [38].  The alpha component is along the stationary real axis, and the beta com-
ponent is along the imaginary axis.  The output terminals of the proposed topology form a 
three-phase three-wire system.  There are no zero-sequence components in this type of 
three-phase system.  Therefore, as discussed in [30], the Clarke transform is given in (3-
20), 
𝑣!𝑣! = 23 1 − 12 − 120 32 32
𝑣!𝑣!𝑣!                                                                             (3− 20) 
 
where 𝑣! is the alpha (real) axis component of the voltage and 𝑣! is the beta (imaginary) 
axis component of the voltage.  Note that 𝑣! and 𝑣! are AC quantities. 
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The phase-locked loop, developed in [39] and presented in Section IV of this 
chapter, is for a three-phase system and requires alpha and beta components.  The pro-
posed CSI topology connects to the power system using a single-phase connection, as 
shown in Figure 2.   From (3-20) it is clear to see that alpha and beta components are not 
well defined for a single-phase system.  In [32], the Hilbert transform is used on single-
phase quantities, i.e. voltages and currents, to generate the orthogonal signal (beta com-
ponent) along on the imaginary (beta) axis.  This work does not use the Hilbert transfor-
mation to generate the orthogonal signal.  Instead, an all pass filter method developed in 
[40] is utilized.  This method passes the original single-phase signal (alpha component) 
into the transfer function listed in (3-21), 
𝐻!,! 𝑠 = 𝛽(𝑠)𝛼(𝑠) = 1− 𝑇!𝑠1+ 𝑇!𝑠                                                                                                                   (3− 21) 
 
where 𝑇! is defined in (3-22), 𝑇! = 1𝜔!                                                                                                                                         (3− 22) 
 
The output of (3-21) is an orthogonal signal, namely the desired beta component. 
Since the appropriate alpha-axis and beta-axis signals have been defined for a sin-
gle-phase system, the d-q coordinate system and transformation will now be developed.  
The d-q coordinate system is shown in Figure 13. 
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Figure 13 – The d-q coordinate system. 
Note that the q-axis and d-axis rotate, in the counter-clockwise direction, at a 
speed of 𝜔.  The position of the q-axis is given by 𝜃, an angle measured from the positive 
alpha (real) axis.  Also note that the d-axis lags the q-axis by 90 degrees.  When 𝜔𝑡 is 
equal to the grid phase angle, 𝜃!, the grid voltage, as well as any other sinusoidal quantity 
at the grid frequency, become DC quantities.  Once the alpha and beta components are 
found using (3-21), the d-q components can be found using (3-23), 𝑞𝑑 = cos𝜃 sin𝜃sin𝜃 − cos𝜃 𝛼𝛽                                                                               (3− 23) 
 
where 𝜃 is defined in Figure 13. 
The inverse d-q transformation for a single-phase system takes the d and q com-
ponents and returns a single-phase quantity as shown in (3-24), 𝛼 = 𝑞! + 𝑑! cos 𝜃 + tan!!(!! !)                                                           (3− 24) 
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When utilizing the inverse transform detailed in (3-24) to convert the commanded current 
from the AC current regulator in d-q components (𝑖!∗  and 𝑖!∗) to a single-phase quantity 
(𝑖!∗ ), set 𝜃 equal to the grid phase angle obtained from the PLL, 𝜃!. 
IV. Phase-locked loop 
It is desired to have the current injected by the inverter into the grid to be in phase 
with or at a known phase angle difference (power factor angle) from the grid voltage.  
This ensures proper power factor at the point of common coupling with the grid.  To 
achieve this requirement, a phase-locked loop (PLL) developed in [39] is utilized to ob-
tain the grid phase angle, 𝜃!.  The bandwidth of the PLL is selected to be 628.3 radians 
per second.  This bandwidth ensures that the PLL locks onto the grid voltage angle in less 
than one cycle.  The block diagram of the PLL is shown in Figure 14. 
	  
Figure 14 – Block diagram of the phase-locked loop (PLL). 
Note that the inputs to the PLL are the alpha and beta components of the grid 
voltage.  The description of how to determine these components in a single-phase system 
has been discussed in Section III of this chapter. 
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V. Positive-sequence and negative-sequence filters 
As discussed in Chapter 2, once the controller issues a commanded phase a cur-
rent, 𝑖!∗ , the commanded phase b and phase c currents (𝑖!∗  and 𝑖!∗) are calculated using (2-
16) and (2-57) to ensure constant instantaneous power flow across the inverter.  The three 
commanded currents are then divided by the magnitude of the DC-link current to produce 
the modulation functions 𝑚!, 𝑚!, and 𝑚!.  Since the desired three-phase currents (and 
there by the modulation functions) are not balanced, they must be separated into their 
positive-sequence and negative-sequence components before using (2-64) and (2-67).  In 
the real-time implementation of the inverter, these three quantities will be floating-point 
variables that change in value every switching period.  Since these are not phasor quanti-
ties, the relatively simple method of a complex-matrix transformation into sequence-
components will not work. 
A positive-sequence filter and negative-sequence filter developed in [41] and  
[42] is used to compute the positive and negative sequence components.  A basic over-
view of this process will now be provided.  First, the three-phase quantities are converted 
to alpha (real axis) and beta (imaginary axis) components using the Clarke transform for 
a three-phase three-wire system (note that the AC terminals of the inverter are just such a 
system).  As outlined in [30], for a three-phase three-wire system (a system with no zero-
sequence components) the Clarke transform is given by (3-25), 
𝛼𝛽 = 23 1 − 12 − 120 32 − 32
𝑎𝑏𝑐                                                                         (3− 25) 
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The block diagram for the positive-sequence filter is shown in Figure 15.  In the 
diagram, 𝜔! is the grid angular frequency in radians per second and 𝜔! is a parameter 
chosen to be 200 for optimal filter performance (with a grid frequency of 60 Hz).  The 
outputs of this filter are the positive-sequence alpha and beta components.  The block di-
agram of the negative-sequence filter is shown in Figure 16.  The outputs of this filter are 
the negative-sequence alpha and beta components. 
 
 
Figure 15 – Block diagram of the positive-sequence filter. 
 
 
Figure 16 – Block diagram for the negative-sequence filter. 
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When performing the digital implementation of both of these filters (discussed in 
Chapter 4), the integrators originating from the alpha portion of the filter (labeled Intg1 
and Intg3 in Figure 15 and Figure 16) must be done using the forward-Euler approxima-
tion.  The integrators originating from the beta portion of the filter (labeled Intg2 and 
Intg4 in Figure 15 and Figure 16) must be digitally implemented using the backward-
Euler operation.  Failure to use the appropriate integrator approximations will result in 
unstable operation. 
The positive-sequence and negative-sequence alpha and beta components {𝛼!, 𝛽!, 𝛼!, 𝛽!} need to be transformed into the three-phase positive-sequence and three-
phase negative-sequence values {𝑎!, 𝑏!, 𝑐!, 𝑎!, 𝑏!, 𝑐!}.  Due to the three-phase three-
wire system, the modified inverse Clarke transformation is simplified to (3-26) and is 
used to accomplish this task, 𝑎𝑏𝑐 = 23 1 0−1 2 3 2−1 2 − 3 2 𝛼𝛽                                                                     (3− 26) 
 
The modulator now has the necessary positive-sequence and negative-sequence modula-
tion functions.  The modulation process continues at outlined in Chapter 2. 
VI. Summary 
In this chapter, an overall controller structure that maintains stable operation of 
the current injected to the power grid, 𝑖! and the DC-link current was presented. The AC 
current regulator was presented and equations for the controller gains were derived.  Im-
plementation of d-q theory in a single-phase system was explained.  A phase-locked loop, 
to ensure the proper power factor operation of the inverter, was detailed in this chapter.  
Finally, a positive-sequence filter and a negative-sequence filter were presented.  The 
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I. Simulation results 
A detailed model of the power circuit and the proposed control structure is im-
plemented using SaberTM, a numerical circuit simulation program.  The SaberTM model 
uses a DC current source instead of a photovoltaic panel with an inductor in series with 
the CSI bridge which, allows for ease of design of the AC current regulator.  The salient 
waveforms from the simulation results will now be presented.  The grid voltage, 𝑣!, and 
the current injected into the grid, 𝑖!, are shown in Figure 17.  Note that they are in phase 
corresponding to a controller command of unity power factor operation, as expected.  The 
filter capacitor voltage, 𝑣!, and the phase a current out of the converter, 𝑖!, are shown in 
Figure 18. 
 





Figure 18 – Simulated waveforms of the filter capacitor voltage and the phase a cur-
rent out of the converter. 
 
The DC-link voltage, 𝑣!", and its spectrum are shown in Figure 19.  By observing 
the spectrum of the DC-link voltage, it is evident that the double line frequency ripple 
current has been minimized, which will allow for a reduced size of the DC-link inductor.  
The voltage across the capacitor labeled 𝐶! in Figure 2, 𝑣!, and the current to this capaci-
tor, 𝑖!, are shown over one fundamental period in Figure 20. 
 
Figure 19 – Simulated waveforms of the DC-link voltage and its spectrum. 
Converter output current ia
Filter capacitor voltage va
DC link voltage vdc
DC link voltage spectrum 
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Figure 20 – Voltage across and current to capacitor 𝑪𝒃. 
II. Derivation of the digital controller implementation 
The transfer functions for the controller and the numerical simulations of the pro-
posed CSI are performed in the continuous-time domain.  To achieve real-time imple-
mentation of these transfer functions, their discrete-time difference equations must be de-
rived.  To transform a transfer function from the continuous-time s-domain to the dis-
crete-time z-domain an approximation must be used.  Three common variable substitu-
tions used to perform this transformation are the backward Euler approximation,  the 
forward Euler approximation, and the trapezoidal approximation.  The backward Euler 
approximation is given by (4-1), 
𝑠 ≈ 𝑧 − 1𝑇!  𝑧                                                                                                                                   (4− 1) 
 





The trapezoidal approximation is given by (4-3),   
𝑠 ≈ 2𝑧 − 2𝑇!  z+ 𝑇!                                                                                                                       (4− 3) 
The trapezoidal approximation is the most accurate method; therefore, this work will uti-
lize this approximation unless stability issues require otherwise. 
A. Positive-sequence and negative-sequence filters 
As presented in [42] both of the sequence filters discussed in Section V of Chap-
ter 3 require the use of both the forward and backward Euler approximations for stable 
operation.  The integrators with inputs originating from the 𝛼 input, labeled 𝐼𝑛𝑡𝑔! and 𝐼𝑛𝑡𝑔! in both Figure 15 and Figure 16, must use the forward Euler approximation.  The 
integrators originating from the 𝛽 input, labeled 𝐼𝑛𝑡𝑔! and 𝐼𝑛𝑡𝑔! in both Figure 15 and 
Figure 16, must use the backward Euler approximation. 
The integrators in the sequence filters have a transfer function given in (4-4), 𝜔!𝑠                                                                                                                                             (4− 4) 
 
The forward Euler approximation difference equations will now be derived.  Substitution 
of (4-2) into (4-4) yields (4-5), 𝑜𝑢𝑡(𝑧)𝑖𝑛(𝑧)   = 𝜔!  𝑇!𝑧 − 1                                                                                                                         (4− 5) 
 
Algebraic manipulation yields (4-6), 𝑜𝑢𝑡(𝑧)𝑖𝑛(𝑧)   = 𝜔!  𝑇!  𝑧!!1− 𝑧!!                                                                                                             (4− 6)   
Cross multiplication of  (4-6) results in (4-7), 𝑜𝑢𝑡! − 𝑜𝑢𝑡!!! = 𝜔!  𝑇!  𝑖𝑛!!!                                                                                          (4− 7) 
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where 𝑜𝑢𝑡! is the next discrete value of the output, 𝑜𝑢𝑡!!! is the previous value of the 
output and 𝑖𝑛!!! is the previous value of the input.  Finally, the next discrete output for 
the forward Euler approximation of the integrators used in the sequence filters is given by 
(4-8).  Note that the forward Euler approximation requires the storage of two variables, 
namely 𝑖𝑛!!! and 𝑜𝑢𝑡!!!. 𝑜𝑢𝑡! = 𝜔!  𝑇!  𝑖𝑛!!! + 𝑜𝑢𝑡!!!                                                                                            (4− 8) 
 
The backward Euler approximation difference equations will now be derived.  
Substitution of (4-1) into (4-4) yields (4-9), 𝑜𝑢𝑡(𝑧)𝑖𝑛(𝑧)   =   𝜔!  𝑇!  𝑧𝑧 − 1                                                                                                                       (4− 9) 
 
Algebraic manipulation yields (4-10), 𝑜𝑢𝑡(𝑧)𝑖𝑛(𝑧)   = 𝜔!𝑇!1− 𝑧!!                                                                                                                   (4− 10) 
 
Cross multiplication of  (4-10) results in (4-11), 𝑜𝑢𝑡! − 𝑜𝑢𝑡!!! = 𝜔!  𝑇!  𝑖𝑛!                                                                                                   (4− 11) 
 
Finally, the next discrete output for the backward Euler approximation of the integrators 
used in the sequence filters is given by (4-12).  Note that the backward Euler approxima-
tion requires the storage of only one variable, 𝑜𝑢𝑡! = 𝜔!  𝑇!  𝑖𝑛! + 𝑜𝑢𝑡!!!                                                                                            (4− 12) 
A MATLAB program was developed to test the functionality of the sequence fil-
ters.  The input to the algorithm was a balanced three-phase system.  The output of the 
negative-sequence filter, after using the modified inverse-Clarke transform to separate the 
negative sequence components into a three-phase system, is shown in Figure 21.  Note 
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that the steady state values, of all three negative-sequence phases, rapidly approach zero, 
which is expected. 
 
Figure 21 – Three-phase output of the negative-sequence filter with a balanced 
three-phase input. 
 
B. Orthogonal signal generation 
As discussed in Section III of Chapter 3, since the 𝛽 component is not defined for 
a single-phase system but is needed for the phase-locked loop, one must be generated.  
The discrete-time difference equations for implementation of the transfer function in (3-
21) will now be derived utilizing the trapezoidal approximation.  Substitution of (3-22) 
into (3-21) yields (4-13), 
𝐻!,! 𝑠 = 𝛽 𝑠𝛼 𝑠 = 𝑠−𝜔! + 1𝑠𝜔! + 1                                                                                               (4− 13) 
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Simplification of (4-13) yields (4/14), 𝛽 𝑠𝛼 𝑠 = 𝜔! − 𝑠𝑠 + 𝜔!                                                                                                                 (4− 14) 
 
Substitution of (4-3) into (4-14) yields (4-15), 
𝛽(𝑧)𝛼(𝑧) = 𝜔! − 2𝑧 − 2𝑇!  z+ 𝑇!2𝑧 − 2𝑇!  z+ 𝑇! + 𝜔! =   𝜔! 𝑇!  z+ 𝑇! − 2𝑧 − 22𝑧 − 2+   𝜔! 𝑇!  z+ 𝑇!                                           (4− 15) 
 
Simplification of (4-15) yields (4-16), 𝛽(𝑧)𝛼(𝑧) =   𝜔!𝑇!𝑧 +   𝜔!𝑇! − 2𝑧 + 22𝑧 − 2+ 𝜔!𝑇!𝑧 +   𝜔!𝑇! =   𝜔!𝑇! + 𝜔!𝑇!𝑧!! − 2+ 2𝑧!!2− 𝑧!! + 𝜔!𝑇! + 𝜔!𝑇!𝑧!!                       (4− 16) 
 
Further simplification yields (4-17), 𝛽(𝑧)𝛼(𝑧) = 𝑧!!   𝜔!𝑇! + 2 + 𝜔!𝑇! − 2𝑧!!   𝜔!𝑇! − 2 + 𝜔!𝑇! + 2                                                                     (4− 17) 
 
Cross multiplication leads to (4-18), 𝛽! 𝜔!𝑇!   + 2 + 𝛽!!!   𝜔!𝑇! − 2 = 𝛼! 𝜔!𝑇! − 2 + 𝛼!!!   𝜔!𝑇! + 2                     (4− 18) 
 
Simplification of (4-18) yields (4-19), 𝛽! 𝜔!𝑇!   + 2 = 𝛼! 𝜔!𝑇! − 2 + 𝛼!!!   𝜔!𝑇! + 2 − 𝛽!!!   𝜔!𝑇! − 2                 (4− 19) 
 
Finally, the next discrete value of the generated orthogonal, 𝛽, component is calculated 
using (4-20). 
𝛽! = 𝛼! 𝜔!𝑇! − 2 + 𝛼!!!   𝜔!𝑇! + 2 − 𝛽!!!   𝜔!𝑇! − 2𝜔!𝑇!   + 2                             (4− 20) 
 
A routine which inputs a zero to three volt 60-Hz sinusoidal signal on the analog 
to digital converter (ADC), removes the DC offset, and generates an orthogonal, 𝛽, signal 
has been implemented on a Texas Instruments (TI) microcontroller model F28335.  The 
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results are shown in Figure 22.  Note that the orthogonal signal generator reaches a stable 
value in less than one-quarter of a fundamental period. 
 
Figure 22 – Results of the real-time implementation of the single-phase orthogonal, 𝜷, signal generator. 
 
C. Phase-locked loop 
The phase-locked loop (PLL) must also be implemented in real-time.  To that end, 
the discrete-time difference equations will now be derived.  The PLL structure, designed 
to have a bandwidth of 628.2 radians per second as described in [39], is illustrated in Fig-
ure 14.  The inputs to the PLL are 𝛼 and 𝛽.  The signal 𝛼 is the single-phase grid voltage, 
and 𝛽 is generated using (4-20).  To create the negative error signal, 𝑛𝑒, (4-21) is used, 𝑛𝑒! = 𝛽! cos 𝜃!!! − 𝛼! sin 𝜃!!!                                                                         (4− 21) 
 
where 𝜃!!! is the previous value of the PLL grid angle, and 𝑛𝑒! is the next discrete value 
of the negative error signal.   
The transfer function from 𝑛𝑒 to 𝜔 is given by (4-22). 
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𝐻!",! 𝑠 = 𝜔(𝑠)𝑛𝑒(𝑠) = 0.16661  𝑠 + 7.4037. 0022504  𝑠                                                             (4− 22) 
 
Substituting the backward Euler approximation, given in (4-3), into (4-22) yields 
(4-23), 
𝐻!",! 𝑧 = 0.016661   2𝑧 − 2𝑇!  z+ 𝑇! + 7.4037. 0022504   2𝑧 − 2𝑇!  z+ 𝑇!                                                             (4− 23) 
 
Algebraic simplification of (4-23) yields (4-24), 
𝐻!",! 𝑧 = 𝜔(𝑧)𝑛𝑒(𝑧) = 0.016661   2𝑧 − 2 + 7.4037 𝑇!  z+ 𝑇!. 0022504   2𝑧 − 2                                 (4− 24) 
 
Further simplification yields (4-25), 𝜔(𝑧)𝑛𝑒(𝑧) = 0.033322+ 7.4037𝑇!   𝑧 + 7.4037𝑇!   − 0.033322. 0045008𝑧 − .0045008                         (4− 25) 
Dividing the numerator and denominator of (4-25) by 𝑧 yields (4-26), 𝜔(𝑧)𝑛𝑒(𝑧) = 0.033322+ 7.4037𝑇!   + 7.4037𝑇! − 0.033322 z!!  . 0045008− .0045008𝑧!!             (4− 26) 
Cross multiplication leads to (4-27). . 0045008𝜔! − .0045008𝜔!!!                                                                                                                                                                                                       = 0.033322+ 7.4037𝑇!   𝑛𝑒!+ 7.4037𝑇! − 0.033322 𝑛𝑒!!!                                                                                                                    (4− 27) 
 
where 𝑛𝑒!!! is the previous value of the negative error, 𝜔! is the next discrete value of 
the PLL angular velocity, and 𝜔!!! is the previous value of the PLL angular velocity. 
Simplification of (4-27) yields (4-28), . 0045008𝜔! = 0.033322+ 7.4037𝑇!   𝑛𝑒! + 7.4037𝑇! − 0.033322 𝑛𝑒!!!+ .0045008𝜔!!!                                                                                                                                                                            (4− 28) 
 
Finally the difference equation to find the next discrete value of 𝜔 is given in (4-29). 
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𝜔! = 0.033322+ 7.4037𝑇!   𝑛𝑒! + 7.4037𝑇! − 0.033322 𝑛𝑒!!! + .0045008𝜔!!!. 0045008  (4− 29) 
 
The final stage in the PLL consists of integrating 𝜔 to obtain 𝜃 as detailed in (4-
30), 
𝐻!,!(𝑠) = 𝜃(𝑠)𝜔(𝑠) = 1𝑠                                                                                                     (4− 30) 
 
To gain the trapezoidal approximated difference equation for this integrator by substitute 
(4-3) into (4-30).  This yields (4-31), 𝜃(𝑧)𝜔(𝑧) = 𝑇!  z+ 𝑇!2𝑧 − 2 = 𝑇! + 𝑇!𝑧!!2− 2𝑧!!                                                             (4− 31) 
Cross multiplication yields (4-32), 2𝜃! − 2𝜃!!! = 𝜔!𝑇! + 𝜔!!!𝑇!                                                                (4− 32) 
where 𝜃! is the next discrete value of the PLL angle 𝜃.  Simplifying (4-32) leads to (4-
33), 
𝜃! = 𝜔!𝑇! + 𝜔!!!𝑇! + 2𝜃!!!2                                                                   (4− 33) 
Finally, the expression for the next value of the PLL angle is given by (4-34) 
𝜃! = 𝜃!!! + 𝑇!2 𝜔! + 𝜔!!!                                                                           (4− 34) 
 
The C-code that generated the signal 𝛽 in real-time on the microcontroller was 
amended to include the PLL function by using (4-21), (4-29) and (4-34).  The real-time 
implementation of the PLL function was verified by connecting a 60-Hz voltage wave-
form to the input of the analog to digital converter on the microcontroller.  The results are 
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displayed in Figure 23.  Note that in Figure 23, the output current waveform (blue) is in 
phase with the input voltage waveform (green). 
 
Figure 23 – Results of the real-time implementation of the phase-locked loop. 
 
III. Open-loop hardware results 
A hardware prototype of the proposed single-phase CSI with constant instantane-
ous power has been constructed and tested.  The prototype differs from that depicted in 
Figure 2 in that IXYSTM model IXRP15N120 reverse-blocking IGBTs were used instead 
of a standard IGBT in series with a diode.  This change will reduce both the switching 
losses and conduction losses.  A modified circuit diagram is shown in Figure 24.  A photo 
of the prototype is shown in Figure 25. 
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Figure 24 – The proposed CSI with IXYSTM reverse-blocking IGBTs. 
 
 
Figure 25 – Hardware prototype of the proposed CSI. 
A. Switching signal generation 
As discussed in Section IV of Chapter 2, the CSI must have one and only one of 
the upper-switches and one and only one of the lower-switches on at one time.  This pre-
vents an open circuit condition of the DC-link inductor.  To accomplish this the PWM 
process depicted in Figure 7 is utilized.  However, what is not shown in Figure 7 is the 
requirement for the next switch to be fully turned ON and fully conducting current prior 
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to the previous switch is turned OFF.  To account for the switch turn ON time, a falling-
edge delay must be implemented. 
The TI F28335 has six peripherals, called ePWM modules, that assist in the im-
plementation of carrier based PWM.  The ePWM modules are setup to easily handle con-
trol and the dead band required for VSIs.  These modules have many advanced features 
designed to handle logic between two switching signals.   
With the proposed CSI, it is important that all three upper switching signals are 
processed together and that all three lower-switching signals are processed together.  To 
accomplish this task each of the six switches in the CSI bridge is assigned an ePWM 
module.  Each of the ePWM modules has two compare values, COMPA and COMPB, 
which it continuously compares to its counter value, the triangular carrier signal. Actions 
can be set when the triangular carrier signal reaches each of the compare values.  The 
compare values are set to 𝑚!" and 𝑚!" +𝑚!"  for the upper switches and 𝑚!" and 𝑚!" +𝑚!"  for the lower switches as depicted in Figure 7.  The necessary switching ac-
tions required are set in the action qualifier module part of each ePWM.  The prepro-
gramed falling edge delay will not function properly for the proposed CSI, due to only 
being able to process two signals at once. 
As seen in the main.c file in Appendix A, the assigned compare values must be 
changed to account for the necessary falling edge delay.  For open-loop testing a very 
conservative value of 460 nanoseconds was used for the falling edge delay.  This overlap 
delay is small when compared to the switching period of 50 microseconds.  The impact of 
the delay will be minimal buy may lead to a slight increase in output harmonic current.  
In order to implement the desired delay, the compare values must be altered as follows. 
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Note that the logic is the same for both the upper-switches and lower-switches; therefore, 
only the upper switch compare values are presented in this work.  A diagram depicting 
these adjustments is shown in Figure 26. 
1. The compare value 𝑚!" for the phase a upper switching signal, ℎ!", must be 
increased by one-half of the desired delay time. 
2. The compare value 𝑚!" for the phase b upper switching signal, ℎ!", must be 
decreased by one-quarter of the desired delay time. 
3. The compare value 𝑚!" +𝑚!"  for the phase b upper switching signal, ℎ!", 
must be increased by one-quarter of the desired delay time. 
4. The compare value 𝑚!" +𝑚!"  for the phase c upper switching signal, ℎ!", 
must be decreased by one-half of the desired delay time. 
The open-loop modulator is contained in the Params.c file located in Appendix A and is 
called during the CPU timer 0 interrupt service routine.  The generated switching signals 




Figure 26 – Logic for implementing overlap delay. 
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Figure 27 – Upper-switching signals over two switching periods. 
In Figure 27 it is hard to determine the exact time delay.  A plot of the same 
switching signals over a 2-microsecond period is seen in Figure 28.  It is clear to see in 
Figure 28 that the falling edge delay is approximately 460 nanoseconds as designed. 
 
Figure 28 – Upper-switching signals over 2 microseconds. 
B. Output current 
The hardware prototype was connected to a resistive load at the AC terminals and 
a DC power supply at the DC terminals as seen in Figure 29.  This configuration was 
chosen in order to test the open-loop operation of the proposed CSI. 
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Figure 29 – Hardware prototype during open-loop testing. 
The output current waveform, 𝑖!, is shown in Figure 30.  The voltage across the 
filter capacitor, 𝐶!, as depicted in Figure 2 and Figure 24 is know as 𝑣! and is shown in 
Figure 31.  Note that there is some harmonic content in the output current waveform.  
Waveform data was taken from the oscilloscope and analyzed in MATLAB.  The output 
current was found to have a total harmonic distortion of 4.084%.  A likely source of er-
rors and harmonics is the very conservative falling edge delay of 460 nanoseconds as 
well as a lack of closed loop control of the DC-link current.   
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Figure 30 – Output current during open-loop testing. 
 
 
Figure 31 – Voltage across the filter capacitor, Cf. 
The voltage across the auxiliary capacitor, 𝐶!, as depicted in Figure 2 and Figure 
24 is know as 𝑣! and is shown in Figure 32.  The voltage at the DC terminals of the 
switching bridge, denoted as 𝑣!" in Figure 2 and Figure 24, is shown in Figure 33.  The 
frequency spectrum of 𝑣!" is shown in Figure 34.  Note that the magnitude of 120-hertz 
component is more than an order of magnitude lower than the DC component. 
61 
 
Figure 32 – Voltage across the auxiliary capacitor, Cb. 
 
 
Figure 33 – Voltage waveform at the DC terminals of the switching bridge, 𝒗𝒅𝒄. 
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Figure 34 – Frequency spectrum of 𝒗𝒅𝒄. 
IV. Summary 
In this chapter, results of numerical simulations and derivation of discrete time 
difference equations have been presented.  Notes on implementation of a CSI on a Texas 
Instruments microcontroller were also discussed.  Finally, the hardware prototype results 
were presented.  The next chapter will present conclusions and future work. 
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Chapter 5 
CONCLUSIONS AND FUTURE WORK 
I. Main conclusions 
A new photovoltaic inverter topology has been presented to deal with the low fre-
quency ripple that commonly exists in sing-phase power systems.  The proposed topolo-
gy also addresses the reliability issues associated with the use of electrolytic capacitors.  
The improved reliability will result in reduced negative environmental impacts associated 
with the PV inverters that dominate the market at the present time.  The proposed topolo-
gy has a life expectancy of greater than 30-years, on par with the life expectancy of PV 
panels.  The modulation and control algorithms have been proposed.  It is worth noting 
that the modulation approach developed for this single-phase application may be extend-
ed and applied to any single-phase or three-phase CSI system that runs under unbalanced 
conditions such as active filters and power controllers.   
The modulation and control methods have been verified by the numerical simula-
tion results obtained from a detailed SaberTM model.  The open-loop hardware implemen-
tation provides further verification.  One of the main goals of this topology was to elimi-
nate/minimize the low-frequency (120-hertz) instantaneous power ripple, that is inherent 
in single-phase systems, from the DC terminals.  As seen in Figure 19 and Figure 34, 
both the simulation and hardware results verify that the low-frequency ripple present in 
the DC-link voltage have been reduced by more than an order of magnitude.  This reduc-
tion of the low-frequency ripple will allow a reduced size DC-link inductor, 𝐿!", as well 
as enable improved maximum power-point tracking performance. 
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The proposed current source inverter has the capability of receiving a reactive 
power command.  This functionality makes the proposed topology ready to interface with 
next generation power system controllers and microgrid controllers by allowing reactive 
power support to assist in voltage regulation. 
The hardware results have proven the validity and functionality of  the reverse-
blocking IGBTs.  Further experimentation can be performed to validate the claims that 
the reverse-blocking IGBTs have superior performance over standard IGBTs and series 
diode. with respect to both conduction and switching losses.  The total harmonic distor-
tion in the output current was 4.084%.  This value is above the accepted standard of 3%. 
II. Future work 
For the proposed single-phase CSI, the following future work is suggested.  De-
velopment, implementation and testing of a DC-link current controller will enable the 
reduction of the harmonic distortion of the output current and the testing of the maximum 
power point tracking performance as well as converter efficiency.  Additional suggested 
future work includes the development of a printed circuit board and devise housing de-
signs that take into account proper cooling of the switching devices.  The proposed CSI 
topology could also be used to test the performance of standard IGBTs with a series di-
ode against reverse-blocking IGBTs. 
65 
REFERENCES 
[1] A. J. Wood and B. F. Wollenberg. Power Generation Operation and Control, 2nd 
ed. New York, NY: John Wiler & Sons, Inc., 1996. 
 
[2] W. R. Curtis. “Strip mining, erosion and sedimentation,” Transactions of the 
American Society of Agricultural Engineers, vol. 13, no. 3, pp. 435–436, 1971. 
 
[3] C. Robertson and C. Krauss. “Gulf Spill is the Largest of Its Kind, Scientists Say,” 
The New York Times (Aug. 3, 2010), sec. A pp14. 
 
[4] J. T. Houghton, G. J. Jenkins, and J. J. Ephraims. “Climate Change: The IPCC 
Scientific Assessment,” Cambridge, MA, 1990. 
 
[5] B. Metz, O. Davidson, R. Bosch, R. Dave, and L. Meyer, Eds. Climate Change 
2007-Mitigation of Climate Change: Working Group III Contribution to the 
Fourth Assessment Report of the IPCC, vol. 4. New York, NY: Cambridge 
University Press, 2007. 
 
[6] R. Y. Tseng and C. K. Li. “Low level atmospheric sulfur dioxide pollution and 
childhood asthma,” Annals of Allergy, vol. 65, no. 5, pp. 379–383, 1990. 
 
[7] A. J. Haagen-Smit. “Chemistry and physiology of Los Angles smog,” Industral 
and Engineering Chemistry, vol. 44, no. 6, pp. 1342–1346, 1952. 
 
[8] M. L. Wald and S. Saul. “Big Utility Says It Will Settle 8-Year-Old Pollution 
Suit,” The New York Times, (Oct. 9, 2007).  
Avaliable: 
http://query.nytimes.com/gst/fullpage.html?res=9F01E1D7113FF93AA35753C1A
9619C8B63 [Accessed 10-Apr-2013] 
 
[9] “Most States Have Renewable Portfolio Standards,” U.S. Energy Information 
Administration, 2012.  
Available: http://www.eia.gov/todayinenergy/detail.cfm?id=4850. [Accessed: 14-
Apr-2013]. 
 
[10] J. L. Sawin, S. C. Bhattacharya, E. M. Galan, A. McCrone, W. R. Moomaw, R. 
Sims, V. Snntag-O’Brien, and F. Sverrisson, “Renewables 2012 Global Status 
Report,” Renewable Energy Policy Network for the 21st Century, Paris, France, 
2012. 
 
[11] W. Libo, Z. Zhengming, and L. Jianzheng. “A single-stage three-phase grid-
connected photovoltaic system with modified MPPT method and reactive power 




[12] S. A. Daniel and N. Ammasaigounden. “A novel hybrid isolated generating system 
based on PV fed inverter-assisted wind-driven induction generators,” IEEE 
Transactions on Energy Conversion, vol. 19, no. 2. pp. 416–422, 2004. 
 
[13] S. Saha and V. P. Sundarsingh. “Novel grid-connected photovoltaic inverter,” IEE 
Proceedings-Generation, Transmission and Distribution, vol. 143, no. 2. pp. 219–
224, 1996. 
 
[14] W.-S. Oh, S.-K. Han, S.-W. Choi, and G.-W. Moon. “Three phase three-level 
PWM switched voltage source inverter with zero neutral point potential,” IEEE 
Transactions on Power Electronics, vol. 21, no. 5. pp. 1320–1327, 2006. 
 
[15] S. Jain and V. Agarwal. “A single-stage grid connected inverter topology for solar 
PV systems with maximum power point tracking,” IEEE Transactions on Power 
Electronics, vol. 22, no. 5. pp. 1928–1940, 2007. 
 
[16] R. Margolis. “A Review of PV Inverter Technology Cost and Performance 
Projections,” National Renewable Energy Laboratory, NREL/SR 620-38771, 
2006.  
 
[17] A. M. Imam, D. M. Divan, R. G. Harley, and T. G. Habetler. “Real-time condition 
monitoring of the electrolytic capacitors for power electronics applications,” 
Proceedings of the Twenty Second Annual IEEE Applied Power Electronics 
Conference. pp. 1057–1061, 2007. 
 
[18] A. Lahyani, P. Venet, G. Grellet, and P. J. Viverge. “Failure prediction of 
electrolytic capacitors during operation of a switchmode power supply,” IEEE 
Transactions on Power Electronics, vol. 13, no. 6. pp. 1199–1207, 1998. 
 
[19] K. Abdennadher, P. Venet, G. Rojat, J.M. Rétif, and C. Rosset. “A real-time 
predictive-maintenance system of aluminum electrolytic capacitors used in 
uninterrupted power supplies,” IEEE Transactions on Industry Applications, vol. 
46, no. 4. pp. 1644–1652, 2010. 
 
[20] Y. Chen, K. Smedley, and J. Brouwer. “A cost-effective three-phase grid-
connected inverter with maximum power point tracking,” Proceedings of the 41st 
IEEE Industry Applications Society Annual Meeting, vol. 2. pp. 995–1000, 2006. 
 
[21] B. Wang and J. J. Cathey. “DSP-controlled, space-vector PWM, current source 
converter for STATCOM application,” Electric Power Systems Research, vol. 67, 
no. 2, pp. 123–131, 2003. 
 
[22] Y. Chen and K. Smedley. “Three-phase boost-type grid-connected inverter,” IEEE 
Transactions on Power Electronics, vol. 23, no. 5. pp. 2301–2309, 2008. 
67 
 
[23] B. Sahan, A. N. Vergara, N. Henze, A. Engler, and P. Zacharias. “A single-stage 
PV module integrated converter based on a low-power current-source inverter,” 
IEEE Transactions on Industrial Electronics, vol. 55, no. 7. pp. 2602–2609, 2008. 
 
[24] B. Wang and H. Gao. “Buck-boost DC-AC converters suitable for renewable 
applications,” IEEE Energy 2030, Atlanta, GA, 2008. 
 
[25] D. G. Holmes. “A unified modulation algorithm for voltage and current source 
inverters based on AC-AC matrix converter theory,” IEEE Transactions on 
Industry Applications, vol. 28, no. 1. pp. 31–40, 1992. 
 
[26] R. T. H. Li, H. S. Chung, and T. K. M. Chan. “An active modulation technique for 
single-phase grid-connected CSI,” IEEE Transactions on Power Electronics, vol. 
22, no. 4. pp. 1373–1382, 2007. 
 
[27] Y. Ye, M. Kazerani, and V. H. Quintana. “Current-source converter based 
STATCOM: modeling and control,” IEEE Transactions on Power Delivery, vol. 
20, no. 2. pp. 795–800, 2005. 
 
[28] Y. Hayashi, N. Sato, and K. Takahashi. “A novel control of a current-source active 
filter for AC power system harmonic compensation,” IEEE Transactions on 
Industry Applications, vol. 27, no. 2. pp. 380–385, 1991. 
 
[29] R. El-Shatshat, M. Kazerani, and M. M. A. Salama. “Modular active power-line 
conditioner,” IEEE Transactions on Power Delivery, vol. 16, no. 4. pp. 700–709, 
2001. 
 
[30] H. Akagi, E. H. Watanabe, and M. Aredes. Instantaneous Power Theory and 
Applications to Power Conditioning. Hoboken, New Jeresy: John Wiley & Sons, 
Inc., 2007. 
 
[31] K. Hirachi, J. Yoshitsugu, L. Gamage, Y. Nishida, and M. Nakaoka. “Improved 
control strategy on single-phase PWM current source inverter with pulse area 
modulation,” Proceedings of the International Conference on Power Electronics 
and Drive Systems, vol. 1. pp. 508–512, 1997. 
 
[32] M. Saito and N. Matsui. “A single- to three-phase matrix converter for a vector-
controlled induction motor,” Proceedings of the IEEE Industry Applications 
Society Annual Meeting, pp. 1–6, 2008. 
 
[33] C. R. Bush and B. Wang. “A single-phase current source solar inverter with 
reduced-size DC link,” Proceedings of the IEEE Energy Conversion Congress and 
Exposition, pp. 54–59, 2009. 
 
68 
[34] B. Wang and C. R. Bush. “Power inverters and related methods,” U.S. Patent 
Application 13/075,5792011, pending, 2011. 
 
[35] D. W. Novotny and T. A. Lipo. Vector Control and Dynamics of AC Drives. New 
York: Oxford University Press, 1996. 
 
[36] M. J. Ryan, W. E. Brumsickle, and R. D. Lorenz. “Control topology options for 
single-phase UPS inverters,” IEEE Transactions on Industry Applications, vol. 33, 
no. 2. pp. 493–501, 1997. 
 
[37] D. N. Zmood and D. G. Holmes. “Stationary frame current regulation of PWM 
inverters with zero steady-state error,” IEEE Transactions on Power Electronics, 
vol. 18, no. 3. pp. 814–822, 2003. 
 
[38] E. Clarke. Circuit Analysis of AC Power Systems. Vol. I. New York, NY: Wiley, 
1943. 
 
[39] S.-K. Chung. “A phase tracking system for three phase utility interface inverters,” 
IEEE Transactions on Power Electronics, vol. 15, no. 3. pp. 431–438, 2000. 
 
[40] M. T. Haque and T. Ise. “Implementation of single-phase pq theory,” Proceedings 
of the Power Conversion Conference, vol. 2. pp. 761–765, 2002. 
 
[41] M. Illindala. “Vector Control of PWM VSI Based Distributed Resources in a 
Microgrid,” Ph.D. dissertation, University of Wisconson-Madison, 2005. 
 
[42] M. Illindala and G. Venkataramanan. “Frequency/sequence selective dilters for 
power quality improvement in a microgrid,” IEEE Transactions on Smart Grid, 








// This file is written in C and operates the TI 28335 microcontroller 
// 
// File:  main.c 
// 
// Title:  Single-Phase Current Source Inverter (CSI) Operation file 
// 
// Author:  Craig R. Bush (All rights reserved) 
// 
// Origination date: 14 JUL 2010 
//     Revision date:  04 AUG 2013 
// 
// Description:  This file currently performs the open-loop 
//     operation of the CSI.  The modulator is implemented as per 
//     the SABER(TM) MAST-language modulator.  There is a 600 ns overlap. 
// 
// Outputs:  6-switching functions as follows: 
//      h_au is on ePWM1A 
//      h_bu is on ePWM2A 
//      h_cu is on ePWM3A 
//      h_al is on ePWM4A 
//      h_bl is on ePWM5A 
//      h_cl is on ePWM6A 
// 
// IMPORTANT NOTICE:  In order for the GPIO pins for ePWM5A and ePWM6A 
//      to generated on the standard expansion slot on the Spectrum 
//      Digital eZdsp(TM)F28335 board, position #3 of SW2 MUST be turned to 
//      the OFF position!!!  Please see Page 2-25 of the eZdsp(TM) F28335 




// Header files to be included 
#include "DSP2833x_Device.h"     // DSP2833x Header file 
#include "DSP2833x_Examples.h"   // DSP2833x Examples 
#include "math.h"     //Math Header file 
#include "csistructs.h"          // CSI structures and function defs 
 
// Prototype statements for functions 
interrupt void cpu_timer0_isr(void); //CPC Timer Interrupts 
 










#define EPWM_TIMER_TBPRD  3750  // Period registers for the ePWM modules 
// Note this is the count Up/Down number therefore there are 
//     2*TBPRD occurrences (time steps) per switching period 
 
#define EPWM1_INIT_CMPA     0 
#define EPWM2_INIT_CMPA     0 
#define EPWM2_INIT_CMPB     0 
#define EPWM3_INIT_CMPB     0 
#define EPWM4_INIT_CMPA     0 
#define EPWM5_INIT_CMPA     0 
#define EPWM5_INIT_CMPB     0 
#define EPWM6_INIT_CMPB     0 
 
#define HALF_DELAY   44   
    // 1/2 of the falling edge delay (turn OFF time delay for switches)  
                         //60 for 600ns ;  48 for 450ns ; 44 for 425 ns ; 40 for 370ns 
#define QUARTER_DELAY  22  // 1/4 of the falling edge delay (turn OFF time for switches)  
    //30 for 600ns ;  24 for 450ns ; 22 for 425 ns ; 20 for 370ns 
 
// Global variable initializations 
 
Uint32 CpuTimer0IntCount; 
double tm_wt;  //Angle Calculation 
Uint32 Res; // Resolution of PWM modules {set as EPWM_TIMER_TBPRD define statement} 
 
//##################################################################### 
void main(void)   //Main program routine 
{ 
// Step 1. Initialize System Control: 
// PLL, WatchDog, enable Peripheral Clocks 
// This example function is found in the DSP2833x_SysCtrl.c file. 
    InitSysCtrl(); 
 
// Init GPIO pins for ePWM1, ePWM2, ePWM3, ePWM4, ePWM5, ePWM6 
// These functions are in the DSP2833x_EPwm.c file 
   InitEPwm1Gpio(); 
   InitEPwm2Gpio(); 
   InitEPwm3Gpio(); 
   InitEPwm4Gpio(); 
   InitEPwm5Gpio(); 
   InitEPwm6Gpio(); 
 
   //---------------------------------------------------------------------------------------------------- 
   // Setup DEBUGING pin 
   // 
   // 
   EALLOW; 
   GpioCtrlRegs.GPAMUX2.bit.GPIO26 = 0x0; //Initialize GPIO26 as general purpose GPIO PIN 
   GpioCtrlRegs.GPADIR.bit.GPIO26 = 1; // Configure GPIO26 as an output 
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   GpioCtrlRegs.GPAPUD.bit.GPIO26 = 0; // enable pull-up resistor on GPIO26 
   EDIS; 
   //---------------------------------------------------------------------------------------------------- 
 
   DINT;  // Disable CPU interrupts 
 
// Initialize the PIE control registers to their default state. 
// The default state is all PIE interrupts disabled and flags 




// Disable CPU interrupts and clear all CPU interrupt flags: 
   IER = 0x0000; 
   IFR = 0x0000; 
// Initialize the PIE vector table with pointers to the shell Interrupt 
// Service Routines (ISR). 
// The shell ISR routines are found in DSP2833x_DefaultIsr.c. 
// This function is found in DSP2833x_PieVect.c. 
   InitPieVectTable(); 
 
   EALLOW;  // This is needed to write to EALLOW protected registers 
   PieVectTable.TINT0 = &cpu_timer0_isr;    //CPU timer interrupts 
   EDIS;    // This is needed to disable write to EALLOW protected registers 
 
// Initialize the CPU timer. This code taken from the InitCpuTimers() function  
                                                               //inside DSP2833x_CpuTimers.c 
  // Initialize address pointers to respective timer registers: 
  CpuTimer0.RegsAddr = &CpuTimer0Regs; 
  // Initialize timer period to maximum: 
  CpuTimer0Regs.PRD.all  = 0xFFFFFFFF; 
  // Initialize pre-scale counter to divide by 1 (SYSCLKOUT): 
  CpuTimer0Regs.TPR.all  = 0; 
  CpuTimer0Regs.TPRH.all = 0; 
  // Make sure timer is stopped: 
  CpuTimer0Regs.TCR.bit.TSS = 1; 
  // Reload counter register with period value: 
  CpuTimer0Regs.TCR.bit.TRB = 1; 
  // Reset interrupt counters: 
  CpuTimer0.InterruptCount = 0; 
 
// Configure CPU timer 0 
   ConfigCpuTimer(&CpuTimer0, 2, 3750); 
 
   CpuTimer0Regs.TIM.half.LSW = 0x0EA6;      //Low 16 bits 3750=0xEA6; 
   //CpuTimer0Regs.TIM.half.LSW = 0x1D4C;    //Low 16 bits 2*3750=0x1D4C; 
 
   CpuTimer0Regs.TIM.half.MSW = 0x0000;  //High 16 bits = 0 ; 
   CpuTimer0Regs.TCR.all = 0x4001; // Use write-only instruction to set TSS bit = 0 
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   // Enable global Interrupts and higher priority real-time debug events: 
   EINT;   // Enable Global interrupt INTM 
   ERTM;   // Enable Global real-time interrupt DBGM 
 
  //Set initial parameters.  This function can be found in Params.c 
   Res = EPWM_TIMER_TBPRD; 
   Param_Set(0.589, 0.746, 0.347, -1.361); //(Mp, theta_p, Mn, theta_n) 
 
// Initialize the ePWM mods. 
   EALLOW; 
   SysCtrlRegs.PCLKCR0.bit.TBCLKSYNC = 0; 
   EDIS; 
 
   InitEPwm1(); 
   InitEPwm2(); 
   InitEPwm3(); 
   InitEPwm4(); 
   InitEPwm5(); 
   InitEPwm6(); 
 
   EALLOW; 
   SysCtrlRegs.PCLKCR0.bit.TBCLKSYNC = 1; 
   EDIS; 
 
// Enable CPU int1 which is connected to CPU-Timer 0, 
   IER |= M_INT1; 
 
// Enable TINT0 in the PIE: Group 1 interrupt 7 
   PieCtrlRegs.PIEIER1.bit.INTx7 = 1; 
 
// Enable global Interrupts and higher priority real-time debug events: 
   EINT;   // Enable Global interrupt INTM 
   ERTM;   // Enable Global real-time interrupt DBGM 
 
// Initialize counters: 
   CpuTimer0IntCount = 0; 
   tm_wt = 0.0; 
   for(;;)   // Infinite loop to run while waiting for interrupts 
   { 
   ; 
   } 










interrupt void cpu_timer0_isr(void) //Do this when CPU-timer 0 interrupts 
{ 
 //DEBUG CODE----------------------------------------------------------------------- 
 GpioDataRegs.GPATOGGLE.bit.GPIO26 = 1; //toggle GPIO 26 
 //END of DEBUG CODE----------------------------------------------------------------------- 
 
 
// Update Angle 
 tm_wt += 2*PI*6/2000; //for 20-kHz 
 //tm_wt += 2*PI*6/1000; //for 10-kHz 
   if(tm_wt>=2*PI) 
      tm_wt -= 2*PI; 
 
   // Acknowledge this interrupt to receive more interrupts from group 1 
   PieCtrlRegs.PIEACK.all = PIEACK_GROUP1; 
 
   //Calculate the updated Modulation functions 
   ModFunct_Cal(tm_wt); // This function is located in the Params.c file 
 
//  Assign PWM compare values calculated in ModFun_Cal function 
 
  //Assign mau to compare A value for upper switches 
   EPwm1Regs.CMPA.half.CMPA = pwm_ref[0] + HALF_DELAY; // for h_au 
   EPwm2Regs.CMPA.half.CMPA = pwm_ref[0] - QUARTER_DELAY; // for h_bu 
 
  //Assign mau+mbu to compare B value for upper switches 
   EPwm2Regs.CMPB = pwm_ref[1] + QUARTER_DELAY; // for h_bu 
   EPwm3Regs.CMPB = pwm_ref[1] - HALF_DELAY; // for h_cu 
 
  //Assign mal to compare A value for lower switches 
   EPwm4Regs.CMPA.half.CMPA = pwm_ref[2] + HALF_DELAY; // for h_al 
   EPwm5Regs.CMPA.half.CMPA = pwm_ref[2] - QUARTER_DELAY; // for h_bl 
 
  //Assign mal+mbl to compare B value for lower switches 
   EPwm5Regs.CMPB = pwm_ref[3] + QUARTER_DELAY; // for h_bl 




//   Function def's for initialization 
void InitEPwm1(void) 
{ 
   // Setup PWM timing settings 
   EPwm1Regs.TBPRD = EPWM_TIMER_TBPRD;           // Set timer period 801 TBCLKs 
   EPwm1Regs.TBPHS.half.TBPHS = 0x0000;           // Phase is 0 
   EPwm1Regs.TBCTR = 0x0000;                      // Clear counter 
 
   // Setup Compare values 
   EPwm1Regs.CMPA.half.CMPA = EPWM1_INIT_CMPA;    // Set compare A value 
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   // Setup counter mode 
   EPwm1Regs.TBCTL.bit.CTRMODE = TB_COUNT_UPDOWN; // Count up and down 
   EPwm1Regs.TBCTL.bit.PHSEN = TB_DISABLE;        // Disable phase loading 
   EPwm1Regs.TBCTL.bit.HSPCLKDIV = TB_DIV1;       // Clock ratio to SYSCLKOUT 
   EPwm1Regs.TBCTL.bit.CLKDIV = TB_DIV1;    //Clock divided by 1 
 
   // Setup shadowing 
   EPwm1Regs.CMPCTL.bit.SHDWAMODE = CC_SHADOW; 
   EPwm1Regs.CMPCTL.bit.LOADAMODE = CC_CTR_PRD;   // Load on counter = Period 
                //(new angle is calculated at counter =0 then modulation functions must be calculated 
 
 
   // Set actions for h_au 
   EPwm1Regs.AQCTLA.bit.CAU = AQ_CLEAR;  // Set PWM1A to zero when ePWM value = 
COMPA during up count 
   EPwm1Regs.AQCTLA.bit.CAD = AQ_SET;    // Set PWM1A to high when ePWM value = 






   // Setup PWM timing settings 
   EPwm2Regs.TBPRD = EPWM_TIMER_TBPRD;           // Set timer period 801 TBCLKs 
   EPwm2Regs.TBPHS.half.TBPHS = 0x0000;           // Phase is 0 
   EPwm2Regs.TBCTR = 0x0000;                      // Clear counter 
 
   // Setup Compare values 
   EPwm2Regs.CMPA.half.CMPA = EPWM2_INIT_CMPA;    // Set compare A value 
   EPwm2Regs.CMPB = EPWM2_INIT_CMPB;         // Set compare B value 
 
   // Setup counter mode 
   EPwm2Regs.TBCTL.bit.CTRMODE = TB_COUNT_UPDOWN; // Count up and down 
   EPwm2Regs.TBCTL.bit.PHSEN = TB_DISABLE;        // Disable phase loading 
   EPwm2Regs.TBCTL.bit.HSPCLKDIV = TB_DIV1;       // Clock ratio to SYSCLKOUT 
   EPwm2Regs.TBCTL.bit.CLKDIV = TB_DIV1;    //Clock divided by 1 
 
   // Setup shadowing 
   EPwm2Regs.CMPCTL.bit.SHDWAMODE = CC_SHADOW; 
   EPwm2Regs.CMPCTL.bit.SHDWBMODE = CC_SHADOW; 
   EPwm2Regs.CMPCTL.bit.LOADAMODE = CC_CTR_PRD;   // Load on counter = Period 
   EPwm2Regs.CMPCTL.bit.LOADBMODE = CC_CTR_PRD;   // Load on counter = Period 
 
   // Set actions for h_bu 
   EPwm2Regs.AQCTLA.bit.CAU = AQ_SET;   // Set PWM2A to high when the 
                                                                          //ePWM value = COMPA during up count 
   EPwm2Regs.AQCTLA.bit.CBU = AQ_CLEAR; // Set PWM2A to low when the  
                                                                          // ePWM value = COMPB during up count 
   EPwm2Regs.AQCTLA.bit.CBD = AQ_SET;   // Set PWM2A to high when the 
                                                                          // ePWM value = COMPB during down count 
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   EPwm2Regs.AQCTLA.bit.CAD = AQ_CLEAR; // Set PWM2A to low when the  






   // Setup PWM timing settings 
   EPwm3Regs.TBPRD = EPWM_TIMER_TBPRD;  // Set timer period 801 TBCLKs 
   EPwm3Regs.TBPHS.half.TBPHS = 0x0000;           // Phase is 0 
   EPwm3Regs.TBCTR = 0x0000;                      // Clear counter 
 
   // Setup Compare values 
   EPwm3Regs.CMPB = EPWM3_INIT_CMPB;               // Set Compare B value 
 
   // Setup counter mode 
   EPwm3Regs.TBCTL.bit.CTRMODE = TB_COUNT_UPDOWN; // Count up and down 
   EPwm3Regs.TBCTL.bit.PHSEN = TB_DISABLE;        // Disable phase loading 
   EPwm3Regs.TBCTL.bit.HSPCLKDIV = TB_DIV1;       // Clock ratio to SYSCLKOUT 
   EPwm3Regs.TBCTL.bit.CLKDIV = TB_DIV1;    //Clock divided by 1 
 
   // Setup shadowing 
   EPwm3Regs.CMPCTL.bit.SHDWBMODE = CC_SHADOW; 
   EPwm3Regs.CMPCTL.bit.LOADBMODE = CC_CTR_PRD;   // Load on counter = Period 
 
   // Set actions for h_cu 
   EPwm3Regs.AQCTLA.bit.CBU = AQ_SET;   // Set PWM3A to high when the  
             // ePWM value = COMPB during up count 
   EPwm3Regs.AQCTLA.bit.CBD = AQ_CLEAR; // Set PWM3A to zero when the 






   // Setup PWM timing settings 
   EPwm4Regs.TBPRD = EPWM_TIMER_TBPRD;           // Set timer period 801 TBCLKs 
   EPwm4Regs.TBPHS.half.TBPHS = 0x0000;           // Phase is 0 
   EPwm4Regs.TBCTR = 0x0000;                      // Clear counter 
 
   // Setup Compare values 
   EPwm4Regs.CMPA.half.CMPA = EPWM4_INIT_CMPA;    // Set compare A value 
 
   // Setup counter mode 
   EPwm4Regs.TBCTL.bit.CTRMODE = TB_COUNT_UPDOWN; // Count up and down 
   EPwm4Regs.TBCTL.bit.PHSEN = TB_DISABLE;        // Disable phase loading 
   EPwm4Regs.TBCTL.bit.HSPCLKDIV = TB_DIV1;       // Clock ratio to SYSCLKOUT 
   EPwm4Regs.TBCTL.bit.CLKDIV = TB_DIV1;    //Clock divided by 1 
 
   // Setup shadowing 
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   EPwm4Regs.CMPCTL.bit.SHDWAMODE = CC_SHADOW; 
   EPwm4Regs.CMPCTL.bit.LOADAMODE = CC_CTR_PRD;   // Load on counter = Period 
 
   // Set actions for h_al 
   EPwm4Regs.AQCTLA.bit.CAU = AQ_CLEAR;  // Set PWM4A to zero when the 
// ePWM value = COMPA during up count 
   EPwm4Regs.AQCTLA.bit.CAD = AQ_SET;       // Set PWM4A to high when the  






   // Setup PWM timing settings 
   EPwm5Regs.TBPRD = EPWM_TIMER_TBPRD;  // Set timer period 801 TBCLKs 
   EPwm5Regs.TBPHS.half.TBPHS = 0x0000;           // Phase is 0 
   EPwm5Regs.TBCTR = 0x0000;                      // Clear counter 
 
   // Setup Compare values 
   EPwm5Regs.CMPA.half.CMPA = EPWM5_INIT_CMPA;    // Set compare A value 
   EPwm5Regs.CMPB = EPWM5_INIT_CMPB;         // Set compare B value 
 
   // Setup counter mode 
   EPwm5Regs.TBCTL.bit.CTRMODE = TB_COUNT_UPDOWN; // Count up and down 
   EPwm5Regs.TBCTL.bit.PHSEN = TB_DISABLE;        // Disable phase loading 
   EPwm5Regs.TBCTL.bit.HSPCLKDIV = TB_DIV1;       // Clock ratio to SYSCLKOUT 
   EPwm5Regs.TBCTL.bit.CLKDIV = TB_DIV1;    //Clock divided by 1 
 
   // Setup shadowing 
   EPwm5Regs.CMPCTL.bit.SHDWAMODE = CC_SHADOW; 
   EPwm5Regs.CMPCTL.bit.SHDWBMODE = CC_SHADOW; 
   EPwm5Regs.CMPCTL.bit.LOADAMODE = CC_CTR_PRD;   // Load on counter = Period 
   EPwm5Regs.CMPCTL.bit.LOADBMODE = CC_CTR_PRD;   // Load on counter = Period 
 
   // Set actions for h_bl 
   EPwm5Regs.AQCTLA.bit.CAU = AQ_SET;   // Set PWM5A to high when the 
// ePWM value = COMPA during up count 
   EPwm5Regs.AQCTLA.bit.CBU = AQ_CLEAR; // Set PWM5A to low when the 
// ePWM value = COMPB during up count 
   EPwm5Regs.AQCTLA.bit.CBD = AQ_SET;     // Set PWM5A to high when the  
// ePWM value = COMPB during down count 
   EPwm5Regs.AQCTLA.bit.CAD = AQ_CLEAR; // Set PWM5A to low when the  






   // Setup PWM timing settings 
   EPwm6Regs.TBPRD = EPWM_TIMER_TBPRD;           // Set timer period 801 TBCLKs 
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   EPwm6Regs.TBPHS.half.TBPHS = 0x0000;           // Phase is 0 
   EPwm6Regs.TBCTR = 0x0000;                      // Clear counter 
 
   // Setup Compare values 
   EPwm6Regs.CMPB = EPWM6_INIT_CMPB;               // Set Compare B value 
 
   // Setup counter mode 
   EPwm6Regs.TBCTL.bit.CTRMODE = TB_COUNT_UPDOWN; // Count up and down 
   EPwm6Regs.TBCTL.bit.PHSEN = TB_DISABLE;        // Disable phase loading 
   EPwm6Regs.TBCTL.bit.HSPCLKDIV = TB_DIV1;       // Clock ratio to SYSCLKOUT 
   EPwm6Regs.TBCTL.bit.CLKDIV = TB_DIV1;    //Clock divided by 1 
 
   // Setup shadowing 
   EPwm6Regs.CMPCTL.bit.SHDWBMODE = CC_SHADOW; 
   EPwm6Regs.CMPCTL.bit.LOADBMODE = CC_CTR_PRD;   // Load on counter = Period 
 
   // Set actions for h_cl 
   EPwm6Regs.AQCTLA.bit.CBU = AQ_SET;   // Set PWM6A to high when the  
// ePWM value = COMPB during up count 
   EPwm6Regs.AQCTLA.bit.CBD = AQ_CLEAR; // Set PWM6A to zero when the  
// ePWM value = COMPB during down count 
} 
//------------------------------------------------------------------------ 





// File:  Params.c 
// 
// Author:  Craig R. Bush (All rights reserved) 
// 
// Origination date: 05 AUG 2009 
//     Revision date:  21 APR 2013 
// 
// Description:  This file contains functions that operate the 
//     open-loop modulator. 
// 
// NOTE: Add offset to account for the switch turn on delay time 








// Define variables 
/////////////////////////////////////////////////////////////////////////////////// 
// To better understand these structures please see their definitions in 
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//  the file csistructs.h 
/////////////////////////////////////////////////////////////////////////////////// 
struct Ref_Param Param1;      //Param1 for reference parameters 
struct pos_neg_mod_functs pnmfs;   //pnmfs for Pos/neg seq mod functs 
struct up_down_pos_neg_mod_functs udpnmfs;  //udpnmfs for up/low pos/neg seq mod functs 
struct up_down_mod_functs udmfs;  //udmfs for upper/lower switch mod functs   
extern Uint32 Res;   //PWM Resolution. Based on 10k carrier frequency, change resolution do 







void Param_Set(double Mp, double theta_p, double Mn, double theta_n) 
{ 
 //This function sets the initial parameters 
 Param1.Mp = Mp;  //Set the positive sequence modulation index 
 Param1.theta_p = theta_p; //Set the positive sequence angle 
 Param1.Mn = Mn;  //Set the negative sequence modulation index 




double Max_3(double a,double b,double c) 
{ 
 //This function returns the maximum of three input values 
 double tmp_m1; 
 double tmp_m2; 
 tmp_m1 = a>=b?a:b; 
 tmp_m2 = tmp_m1>=c?tmp_m1:c; 




double signp(double a) 
{ 
 //This function returns 1 if the input is positive or 0 otherwise 














void ModFunct_Cal(double wt) 
{ 
   //This function calculates the next value for the modulation functions 
 
   // Calculate the positive and negative sequence modulation functions and 
   //   assign the values to the pnmfs structure 
   pnmfs.map = Param1.Mp * cos(wt+Param1.theta_p);   //Calc map 
   pnmfs.mbp = Param1.Mp * cos(wt+Param1.theta_p-2.0/3 * PI); //Calc mbp 
   pnmfs.mcp = Param1.Mp * cos(wt+Param1.theta_p+2.0/3 * PI); //Calc mcp 
   pnmfs.mp0 = ((fabs(Param1.Mp)/(fabs(Param1.Mp)+fabs(Param1.Mn)))-
Max_3(fabs(pnmfs.map),fabs(pnmfs.mbp),fabs(pnmfs.mcp)))/3; 
   pnmfs.man = Param1.Mn * cos(wt+Param1.theta_n);   //Calc man 
   pnmfs.mbn = Param1.Mn * cos(wt+Param1.theta_n+2.0/3*PI); //Calc mbn 
   pnmfs.mcn = Param1.Mn * cos(wt+Param1.theta_n-2.0/3*PI); //Calc mcn 
   pnmfs.mn0 = ((fabs(Param1.Mn)/(fabs(Param1.Mp)+fabs(Param1.Mn)))-
Max_3(fabs(pnmfs.man),fabs(pnmfs.mbn),fabs(pnmfs.mcn)))/3; 
   /////////////////////////////////////////////////////////////////////////////////// 
    
   //Calculate the upper and lower switch positive sequence modulation functions and 
   //   assign the values to the udpnmfs structure 
   udpnmfs.mapu = pnmfs.map * signp(pnmfs.map) + pnmfs.mp0;  
//Upper-A switch positive seq. mod func 
   udpnmfs.mapl = -pnmfs.map * signp(-pnmfs.map) + pnmfs.mp0;  
//Lower-A switch positive seq. mod func 
   udpnmfs.mbpu = pnmfs.mbp * signp(pnmfs.mbp) + pnmfs.mp0;  
//Upper-B switch positive seq. mod func 
   udpnmfs.mbpl = -pnmfs.mbp * signp(-pnmfs.mbp) + pnmfs.mp0;  
//Lower-B switch positive seq. mod func 
   udpnmfs.mcpu = pnmfs.mcp * signp(pnmfs.mcp) + pnmfs.mp0;  
//Upper-C switch positive seq. mod func 
   udpnmfs.mcpl = -pnmfs.mcp * signp(-pnmfs.mcp) + pnmfs.mp0;  
//Lower-C switch positive seq. mod func 
   /////////////////////////////////////////////////////////////////////////////////// 
     
   //Calculate the upper and lower switch negative sequence modulation functions and 
   //   assign the values to the udpnmfs structure 
   udpnmfs.manu = pnmfs.man * signp(pnmfs.man) + pnmfs.mn0;  
//Upper-A switch positive seq. mod func 
   udpnmfs.manl = -pnmfs.man * signp(-pnmfs.man) + pnmfs.mn0;  
//Lower-A switch positive seq. mod func 
   udpnmfs.mbnu = pnmfs.mbn * signp(pnmfs.mbn) + pnmfs.mn0;  
//Upper-B switch positive seq. mod func 
   udpnmfs.mbnl = -pnmfs.mbn * signp(-pnmfs.mbn) + pnmfs.mn0;  
//Lower-B switch positive seq. mod func 
   udpnmfs.mcnu = pnmfs.mcn * signp(pnmfs.mcn) + pnmfs.mn0;  
//Upper-C switch positive seq. mod func 
   udpnmfs.mcnl = -pnmfs.mcn * signp(-pnmfs.mcn) + pnmfs.mn0;  
//Lower-C switch positive seq. mod func 
   /////////////////////////////////////////////////////////////////////////////////// 
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   //Calculate the upper and lower switch modulation functions and 
   //   assign the values to the udmfs structure 
   udmfs.mau = udpnmfs.mapu + udpnmfs.manu; 
   udmfs.mal = udpnmfs.mapl + udpnmfs.manl; 
   udmfs.mbu = udpnmfs.mbpu + udpnmfs.mbnu; 
   udmfs.mbl = udpnmfs.mbpl + udpnmfs.mbnl; 
   udmfs.mcu = udpnmfs.mcpu + udpnmfs.mcnu; 
   udmfs.mcl = udpnmfs.mcpl + udpnmfs.mcnl; 
   /////////////////////////////////////////////////////////////////////////////////// 
   
   //Calculate the compare values for the ePWM modules 
   pwm_ref[0] = udmfs.mau * Res;     //compare value for switch upper-A 
   pwm_ref[1] = (udmfs.mau + udmfs.mbu) * Res; //compare value for switch upper-B 
   pwm_ref[2] = udmfs.mal * Res;     //compare value for switch lower-A 









// File:  csistructs.h 
// 
// Author:  Craig R. Bush (All rights reserved) 
// 
// Origination date: 05 AUG 2009 
//     Revision date:  21 APR 2013 
// 
// Description:  This is a header file that contains the data 







extern "C" { 
#endif 
#define PI 3.1415926   // Defines PI as a constant 





struct Ref_Param // Definition of struct for reference parameters 
{ 
 double Mp;  //Positive sequence modulation index 
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 double theta_p; //Positive sequence angle 
 double Mn;  //Negative sequence modulation index 




struct pos_neg_mod_functs // Definition of struct for pos/neg seq  
       // modulation functions 
{ 
 double map;  //Positive sequence modulation function for phase A 
 double mbp;  //Positive sequence modulation function for phase B 
 double mcp;  //Positive sequence modulation function for phase C 
 double mp0;  //Zero sequence of positive sequence modulation functions 
 double man;  //Negative sequence modulation function for phase A 
 double mbn;  //Negative sequence modulation function for phase B 
 double mcn;  //Negative sequence modulation function for phase C 




struct up_down_pos_neg_mod_functs // Definition of struct for pos/neg seq  
      // modulation functions for upper and lower 
switches 
{ 
 double mapu; //Positive sequence modulation function for upper A switch 
 double mbpu; //Positive sequence modulation function for upper B switch 
 double mcpu; //Positive sequence modulation function for upper C switch 
 double mapl; //Positive sequence modulation function for lower A switch 
 double mbpl; //Positive sequence modulation function for lower B switch 
 double mcpl; //Positive sequence modulation function for lower C switch 
 double manu; //Negative sequence modulation function for upper A switch 
 double mbnu; //Negative sequence modulation function for upper B switch 
 double mcnu; //Negative sequence modulation function for upper C switch 
 double manl; //Negative sequence modulation function for lower A switch 
 double mbnl; //Negative sequence modulation function for lower B switch 






 double mau; //Modulation function for upper A switch 
 double mbu; //Modulation function for upper B switch 
 double mcu; //Modulation function for upper C switch 
 double mal; //Modulation function for lower A switch 
 double mbl; //Modulation function for lower B switch 
 double mcl; //Modulation function for lower C switch 
}; 
////////////////////////////////////////////////////////////////////// 





// Prototype statements for functions 
void Param_Set(double Mp, double theta_p, double Mn, double theta_n); 
 //This function sets the initial parameters 
////////////////////////////////////////////////////////////////////// 
 
double Max_3(double a,double b,double c); 
 //This function returns the maximum of three input values 
////////////////////////////////////////////////////////////////////// 
 
double signp(double a); 
 //This function returns the input value if it is positive or 0 otherwise 
////////////////////////////////////////////////////////////////////// 
 
void ModFunct_Cal(double wt); 
 //This funciton calculates the next value for the modulation functions 
////////////////////////////////////////////////////////////////////// 
//End of prototype statements //////////////////////////////////////// 
////////////////////////////////////////////////////////////////////// 
 
//Declaration of variables 
extern struct Ref_Param Param1;     //Param1 for reference parameters 
extern struct pos_neg_mod_functs pnmfs;     //pnmfs for Pos/neg seq mod. functs 
extern struct up_down_pos_neg_mod_functs udpnmfs;   
//udpnmfs for up/low pos/neg seq mod functs 
extern struct up_down_mod_functs udmfs;     
  //udmfs for upper/lower switch mod functs   
extern Uint32 Res;   //PWM Resolution. Based on 10k carrier frequency, change resolution do 
//  so in the the main.c file 
extern Uint32 pwm_ref[4]; 
  









// End of csistructs.h 
//------------------------------------------------------------------------ 
 
